Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Fast Timing”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 55 records · Page 3

Electronics for Fast Timing

Picosecond-level timing will be an important component of the next generation of particle physics detectors. The ability to add a 4$^{th}$ dimension to our measurements will help address the increasing complexity of events at hadron colliders and provide new tools for precise tracking and calorimetry for all experiments. Detectors are described in detail on other whitepapers. In this note, we address challenges in electronics design for the new generations of fast timing detectors

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

Evaluating Performance of UAS Detect-And-Avoid System Using a Fast-Time Simulation Tool

Most unmanned aircraft systems will be required to be equipped with a Detect-and-Avoid (DAA) system. The surveillance performance of the DAA system to detect and track intruder aircraft will depend on the encounter geometries that unmanned aircraft are expected to have with other aircraft in the airspace. The performance of DAA alerting and avoidance system is also dependent on the timeliness of alerting for UAS pilots to give a sufficient time to determine and command a resolution maneuver to avoid well clear separation violations. This presentation introduces general background of UAS DAA systems and concept of well clear separation standard to satisfy see and avoid regulations. The presentation shows the several UAS mission profiles and analysis of the encounter geometries that were simulated using historical VFR traffic data and some proposed UAS missions. This presentation introduces several potential metrics for evaluating the performance of a DAA system and shows the results that measured through fast-time simulation with traffic scenarios that include NAS-wide VFR manned aircraft and IFR UAS flights. At the end, some research areas will be briefly discussed.

UAS↗

Fast-Time Evaluations of Airborne Merging and Spacing in Terminal Arrival Operations

NASA researchers are developing new airborne technologies and procedures to increase runway throughput at capacity-constrained airports by improving the precision of inter-arrival spacing at the runway threshold. In this new operational concept, pilots of equipped aircraft are cleared to adjust aircraft speed to achieve a designated spacing interval at the runway threshold, relative to a designated lead aircraft. A new airborne toolset, prototypes of which are being developed at the NASA Langley Research Center, assists pilots in achieving this objective. The current prototype allows precision spacing operations to commence even when the aircraft and its lead are not yet in-trail, but are on merging arrival routes to the runway. A series of fast-time evaluations of the new toolset were conducted at the Langley Research Center during the summer of 2004. The study assessed toolset performance in a mixed fleet of aircraft on three merging arrival streams under a range of operating conditions. The results of the study indicate that the prototype possesses a high degree of robustness to moderate variations in operating conditions.

Krishnamurthy, Karthik↗

Evaluation of Fast-Time Wake Models Using Denver 2006 Field Experiment Data

The National Aeronautics and Space Administration conducted a series of wake vortex field experiments at Denver in 2003, 2005, and 2006. This paper describes the lidar wake vortex measurements and associated meteorological data collected during the 2006 deployment, and includes results of recent reprocessing of the lidar data using a new wake vortex algorithm and estimates of the atmospheric turbulence using a new algorithm to estimate eddy dissipation rate from the lidar data. The configuration and set-up of the 2006 field experiment allowed out-of-ground effect vortices to be tracked in lateral transport further than any previous campaign and thereby provides an opportunity to study long-lived wake vortices in moderate to low crosswinds. An evaluation of NASA's fast-time wake vortex transport and decay models using the dataset shows similar performance as previous studies using other field data.

Ahmad, Nash’at N.↗

Bypassing Fast Time Scales of the Hodgkin-Huxley Neuron Model via a Thresholded Hard Reset

We propose a modification to the Hodgkin-Huxley model to reduce the numerical stiffness of the equations by introducing an explicit voltage threshold. When this threshold is crossed, the voltage and the gating variables are reset to constant values. It is found that, for all of the current stimuli considered, the proposed model accurately reproduces the behavior of the baseline Hodgkin-Huxley model while bypassing the fast dynamics of spiking. Specifically, the model accurately reproduces the spike times and, between spikes, the time courses of the membrane potential and gating variables.

97 MATHEMATICS AND COMPUTING↗

Furthering Advancements to Shorten the Time (FAST) to Commissioning for Pumped Storage Hydropower (PSH) Prize (CRADA Final Report)

NREL initiated a prize with support from Argonne National Laboratory (ANL), Oak Ridge National Laboratory (ORNL), and Pacific Northwest National Laboratory (PNNL), and sponsored by the U.S. Department of Energy Water Power Technologies Office (DOE WPTO) to encourage ideas to reduce the time to commissioning for PSH projects. As a result, Southwest Research Institute (SWRI) was chosen as one of nine finalists to develop their concept in advance of the FAST Prize Pitch Contest held on October 27, 2021. The National Labs provided technical and business advisement to SWRI in preparation for this Pitch Contest.

13 HYDRO ENERGY↗

Furthering Advancements to Shorten the Time (FAST) to Commissioning for Pumped Storage Hydropower (PSH) Prize: Cooperative Research and Development (Final Report)

The National Renewable Energy Laboratory initiated a Prize with support from Argonne National Laboratory (ANL), Oak Ridge National Laboratory (ORNL), and Pacific Northwest National Laboratory (PNNL), and sponsored by the U.S. Department of Energy Water Power Technologies Office (DOE WPTO) to encourage ideas to reduce the time to commissioning for PSH projects. As a result, nine finalists have been chosen to develop their concepts in advance of the FAST Prize Pitch Contest to be held on October 7, 2019. The National Labs will provide technical and business advisement to the noted FAST Prize finalists in preparation for this Pitch Contest.

16 TIDAL AND WAVE POWER↗

Furthering Advancements to Shorten the Time (FAST) to Commissioning for Pumped Storage Hydropower (PSH) Prize: Cooperative Research and Development (Final Report)

The National Renewable Energy Laboratory initiated a Prize with support from Argonne National Laboratory (ANL), Oak Ridge National Laboratory (ORNL), and Pacific Northwest National Laboratory (PNNL), and sponsored by the U.S. Department of Energy Water Power Technologies Office (DOE WPTO) to encourage ideas to reduce the time to commissioning for PSH projects. As a result, nine finalists have been chosen to develop their concepts in advance of the FAST Prize Pitch Contest to be held on October 7, 2019. The National Labs will provide technical and business advisement to the noted FAST Prize finalists in preparation for this Pitch Contest.

16 TIDAL AND WAVE POWER↗

Furthering Advancements to Shorten the Time (FAST) to Commissioning for Pumped Storage Hydropower (PSH) Prize: Cooperative Research and Development, CRADA Number CRD-19-00837 (Final Report)

The National Renewable Energy Laboratory (NREL) initiated a Prize with support from Argonne National Laboratory (ANL), Oak Ridge National Laboratory (ORNL), and Pacific Northwest National Laboratory (PNNL), and sponsored by the U.S. Department of Energy Water Power Technologies Office (DOE WPTO) to encourage ideas to reduce the time to commissioning for PSH projects. As a result, nine finalists have been chosen to develop their concepts in advance of the FAST Prize Pitch Contest to be held on October 7, 2019. The national labs will provide technical and business advisement to the noted FAST Prize finalists in preparation for this Pitch Contest.

13 HYDRO ENERGY↗

Furthering Advancements to Shorten the Time (FAST) to Commissioning for Pumped Storage Hydropower (PSH) Prize (Penn State-PNNL): Cooperative Research and Development Final Report, CRADA Number CRD-19-00842

The National Renewable Energy Laboratory (NREL) initiated a Prize with support from Argonne National Laboratory (ANL), Oak Ridge National Laboratory (ORNL), and Pacific Northwest National Laboratory (PNNL), and sponsored by the U.S. Department of Energy Water Power Technologies Office (DOE WPTO) to encourage ideas to reduce the time to commissioning for PSH projects. As a result, nine finalists have been chosen to develop their concepts in advance of the FAST Prize Pitch Contest to be held on October 7, 2019. The national labs will provide technical and business advisement to the noted FAST Prize finalists in preparation for this Pitch Contest.

13 HYDRO ENERGY↗

A first look at AS-ROC: a Si-Ge integrated chip readout for fast timing

Abstract Advances in timing detector technology require new specialized readout electronics. Applications demand below 10 ps time of arrival resolution and low power for a low repetition rate. A possible path to achieve O(10 ps) time resolution is an integrated chip using Silicon Germanium (SiGe) technology. Using DoE SBIR funding, Anadyne, Inc., in collaboration with UC Santa Cruz, has developed a prototype SiGe front-end readout chip optimized for low power and timing resolution. Two versions of the chip were produced with performance in simulation: a more power version with 10 ps resolution at 5 fC with 1.1 mW/channel, and a less power version with 10 ps resolution at 8 fC with 0.6 mW/channel.The chip was produced at Tower Semiconductor with 350 nm technology. The ASIC from the prototype run shows good performance: a rise time of 0.7–1 ns and 25 mV per fC response with RMS noise <1 mV. Simulation and results from the prototype will be reported in this paper.

Instruments & Instrumentation↗

Solid State Detectors Dedicated to Fast Timing

Development and implementation of 4D-trackers will play a key role at future machines. These detectors will reduce backgrounds, improve track reconstruction and Level-1triggering, and enable new capabilities for particle identification and reconstruction of long-lived particles. All of these pose unique challenges and opportunities to detector design. In this talk I will overview the currently available technologies and areas of active R&D, and proposed disruptive technologies to achieve the goals for future experiments.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗

Low-Jitter Clock Receivers for Fast Timing Applications

Precision timing is a key requirement for emerging 4D particle tracking, Positron Emission Tomography (PET), beam and fusion plasma diagnostics, and other systems. Time-to-Digital Converters (TDCs) are commonly used to provide digital estimates of the relative timing between events, but the jitter performance of a TDC can be no better than the performance of the circuits that acquire the pulses and deliver them to the TDC. Several clock receiver and distribution circuits were evaluated, and a differential amplifier with resistive loads driving a pseudo-differential clock distribution network, developed using design guidelines for radiation tolerance and cryogenic compatibility, was fabricated as part of three prototypes: an analog front-end testbed chip for high-precision timing pixel readout, a dedicated TDC evaluation chip, and a Low-Gain Avalanche Detector (LGAD) readout circuit. Based on TDC measurements of the prototypes, we infer that the jitter added by the clock receiver and distribution circuits is less than 2.25 ps-rms. This performance meets the requirements of many future precision timing systems. The clock receiver and on-chip pseudo-differential driver were fabricated in commercial 28-nm CMOS technology and occupy 2288 µm 2 .

47 OTHER INSTRUMENTATION↗