Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “integrated circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 523 records · Page 29
All sourcesNASA NTRSDOE OSTI
NASA NTRS2010

Ka-Band Waveguide Two-Way Hybrid Combiner for MMIC Amplifiers

The design, simulation, and characterization of a novel Ka-band (32.05 0.25 GHz) rectangular waveguide two-way branch-line hybrid unequal power combiner (with port impedances matched to that of a standard WR-28 waveguide) has been created to combine input signals, which are in phase and with an amplitude ratio of two. The measured return loss and isolation of the branch-line hybrid are better than 22 and 27 dB, respectively. The measured combining efficiency is 92.9 percent at the center frequency of 32.05 GHz. This circuit is efficacious in combining the unequal output power from two Ka-band GaAs pseudomorphic high electron mobility transistor (pHEMT) monolithic microwave integrated circuit (MMIC) power amplifiers (PAs) with high efficiency. The component parts include the branch-line hybrid-based power combiner and the MMIC-based PAs. A two-way branch-line hybrid is a four-port device with all ports matched; power entering port 1 is divided in phase, and into the ratio 2:1 between ports 3 and 4. No power is coupled to port 2. MMICs are a type of integrated circuit fabricated on GaAs that operates at microwave frequencies, and performs the function of signal amplification. The power combiner is designed to operate over the frequency band of 31.8 to 32.3 GHz, which is NASA's deep space frequency band. The power combiner would have an output return loss better than 20 dB. Isolation between the output port and the isolated port is greater than 25 dB. Isolation between the two input ports is greater than 25 dB. The combining efficiency would be greater than 90 percent when the ratio of the two input power levels is two. The power combiner is machined from aluminum with E-plane split-block arrangement, and has excellent reliability. The flexibility of this design allows the combiner to be customized for combining the power from MMIC PAs with an arbitrary power output ratio. In addition, it allows combining a low-power GaAs MMIC with a high-power GaN MMIC. The arbitrary port impedance allows matching the output impedance of the MMIC PA directly to the waveguide impedance without transitioning first into a transmission line with characteristic impedance of 50 ohms. Thus, by eliminating the losses associated with a transition, the overall SSPA efficiency is enhanced. For reducing the cost and weight when required in very large quantities, such as in the beam-forming networks of phased-array antenna systems, the combiner can be manufactured using metal-plated plastic. Two hybrid unequal power combiners can be cascaded to realize a non-binary combiner (for e.g., a three-way) and can be synergistically optimized for low VSWR (voltage standing wave ratio), low insertion loss, high isolation, and wide bandwidth using commercial off-the-shelf electromagnetic software design tools.

Simons, Rainee N.↗
NASA NTRS1977

Changing NRZ data to biphase logic

Simple arrangement of four integrated circuits changes stream of binary data from non-return-to-zero (NRZ) coding to biphase logic coding. Selection of wiring and integrated circuits enables control and balancing of propagation delay without requiring excessive and expensive hardware.

Baker, E. B.↗
NASA NTRS1987

Parallel Analog-to-Digital Image Processor

Proposed integrated-circuit network of many identical units convert analog outputs of imaging arrays of x-ray or infrared detectors to digital outputs. Converter located near imaging detectors, within cryogenic detector package. Because converter output digital, lends itself well to multiplexing and to postprocessing for correction of gain and offset errors peculiar to each picture element and its sampling and conversion circuits. Analog-to-digital image processor is massively parallel system for processing data from array of photodetectors. System built as compact integrated circuit located near local plane. Buffer amplifier for each picture element has different offset.

Lokerson, D. C.↗
NASA NTRS1993

Energetic Atoms Would Etch Photoresists Anisotropically

Directed beams of single oxygen atoms having kinetic energies between 1 and 5 eV used in anisotropic etching of oxygen-labile photoresist patterns on silicon wafers. Key step in manufacturing integrated circuits on semiconductor wafers. Damage to semiconductor material under photoresist layer reduced or eliminated. Method incorporated into lithographic processes for fabrication of integrated circuits.

Koontz, Steven↗
NASA NTRS2010

Evaluation of a High Temperature SOI Half-Bridge MOSFET Driver, Type CHT-HYPERION

Silicon-On-Insulator (SOI) technology utilizes the addition of an insulation layer in its structure to reduce leakage currents and to minimize parasitic junctions. As a result, SOIbased devices exhibit reduced internal heating as compared to the conventional silicon devices, consume less power, and can withstand higher operating temperatures. In addition, SOI electronic integrated circuits display good tolerance to radiation by virtue of introducing barriers or lengthening the path for penetrating particles and/or providing a region for trapping incident ionization. The benefits of these parts make them suitable for use in deep space and planetary exploration missions where extreme temperatures and radiation are encountered. Although designed for high temperatures, very little data exist on the operation of SOI devices and circuits at cryogenic temperatures. In this work, the performance of a commercial-off-the-shelf (COTS) SOI half-bridge driver integrated circuit was evaluated under extreme temperatures and thermal cycling. The investigations were carried out to establish a baseline on the functionality and to determine suitability of this device for use in space exploration missions under extreme temperature conditions.

Patterson, Richard↗
NASA NTRS2009

Biasable Subharmonic Membrane Mixer for 520 to 600 GHz

The figure shows a biasable subharmonic mixer designed to operate in the frequency range from 520 to 600 GHz. This mixer is a prototype of low-power mixers needed for development of wideband, high-resolution spectrometers for measuring spectra of molecules in the atmospheres of Earth, other planets, and comets in the frequency range of 400 to 700 GHz. Three considerations dictated the main features of the design: It is highly desirable to operate the spectrometers at or slightly below room temperature. This consideration is addressed by choosing Schottky diodes as the frequency-mixing circuit elements because of all mixer diodes, Schottky diodes are the best candidates for affording sufficient sensitivity at or slightly below room-temperature range. The short wavelengths in the intended operating-frequency range translate to stringent requirements for precision of fabrication and assembly of the circuits; these requirements are even more stringent for wide-bandwidth circuits. This consideration is addressed in two ways: (1) As much as possible of the mixer circuitry is fabricated in the form of a monolithic integrated circuit on a GaAs membrane, employing a modified version of a process used previously to fabricate a non-subharmonic mixer for a frequency of 2.5 THz and frequency multipliers for frequencies up to 2 THz. (2) The remainder of the circuitry is precision machined into a waveguide block that holds the GaAs integrated circuit.

Schlecht, Erich↗
NASA NTRS2007

IC and Component Selection for Space Systems

This viewgraph presentation reviews the integrated circuit (IC) and selections of the IC components for space systems. Included in the discussion are a overview of semiconductors and the evolution of integrated circuit. It also reviews the three different viewpoints of the IC selection: technical, programmatic, and risk. From a radiation perspective there are four criteria for selecting ICs for space systems: guaranteed hardness, historical ground-based data, historical flight usage, and unknown assurance.

Label, Kenneth A.↗
NASA NTRS2011

High Frequency PIN-Diode Switches for Radiometer Applications

Internally calibrated radiometers are needed for ocean topography and other missions. Typically internal calibration is achieved with Dicke switching as one of the techniques. We have developed high frequency single-pole double-throw (SPDT) switches in the form of monolithic microwave integrated circuits (MMIC) that can be easily integrated into Dicke switched radiometers that utilize microstrip technology. In particular, the switches we developed can be used for a radiometer such as the one proposed for the Surface Water and Ocean Topography (SWOT) Satellite Mission whose three channels at 92, 130, and 166 GHz would allow for wet-tropospheric path delay correction near coastal zones and over land. This feat is not possible with the current Jason-class radiometers due to their lower frequency signal measurement and thus lower resolution. The MMIC chips were fabricated at NGST using their InP PIN diode process and measured at JPL using high frequency test equipment. Measurement and simulation results will be presented.

PIN-diode↗
NASA NTRS1994

Monolithic Optical-To-Electronic Receiver

Monolithic optoelectronic integrated circuit converts multiplexed digital optical signals into electrical signals, separates, and distributes them to intended destinations. Developed to deliver phase and amplitude commands to monolithic microwave integrated circuits (MMIC's) at elements of millimeter-wave phased-array antenna from single optical fiber driven by external array controller. Also used in distribution of high-data-rate optical communications in local-area networks (LAN's). Notable features include options for optical or electrical clock inputs; outputs for raw data, addresses, and instructions for diagnosis; and optical-signal-detection circuit used to reduce power consumption by 80 percent between data-transmission times. Chip fabricated by processes available at many major semiconductor foundries. Distribution of digital signals in aircraft, automobiles, and ships potential application.

Kunath, Richard↗
NASA NTRS1974

Rotating raster generator

A rotating raster generator is provided which enables display of a television raster at any arbitrary roll angle. The generator includes four integrator circuits each of which receives a first voltage input corresponding to the sine or cosine of the desired roll angle and a second input comprising conventional horizontal or vertical sync pulses. The integrator circuits each comprise an operational amplifier and a capacitor connected for producing a ramp output having a rate of change proportional to the roll angle input, an electronic switch responsive to the sync input for resetting the integrator, and a summer that adds the ramp output of the integrator to the roll angle input so as to provide a zero-centered deflection control voltage.

Wagner, C. A.↗
NASA NTRS1981

Automatic gain control

An automatic gain control (AGC), designed to operate with the prototype Loran-C receiver, is described. The device is used to eliminate error which occurs when signals are received at different magnitudes. The automatic gain control is a three transistor circuit which requires a constant dc voltage of 8 volts. Tests conclude that this value may be in the range of 4 to 12 v without change in circuit performance. Two transistors are cascaded to pass and amplify the input signal. Their gain is controlled by a third transistor which itself is controlled by an external AGC voltage between 0 and 8 volts dc. The integrated circuit used is an 8 pin chip, which is a differential cascade amplifier designed for use in communications operating at frequencies from dc to 120 MHz. The integrated circuit was balanced for AGC capabilities, and has a wide operating current range. The maximum input current at pins 1 and 5 is 0.1 mAmps. AGC testing is described.

Roman, J. P.↗
NASA NTRS1989

Asymmetrical SRAM Cells For Radiation Tests

Features of circuits altered to increase or decrease sensitivity to radiation. State-space analysis used to analyze single-event-upset behavior of memory cell. When voltage on node a is set at one of indicated initial values Vao and then released, voltages on nodes a and b then follow indicated trajectory to final logic "one" or logic "zero" state. Ability to do this important for design of radiation-detecting integrated circuits (deliberately made more sensitive to ionizing radiation) and "radiation-hardened" integrated circuits - those intended to be relatively invulnerable to intense radiation.

Buehler, Martin G.↗
NASA NTRS1979

Feasibility study of silicon nitride protection of plastic encapsulated semiconductors

The application of low temperature silicon nitride protective layers on wire bonded integrated circuits mounted on lead frame assemblies is reported. An evaluation of the mechanical and electrical compatibility of both plasma nitride and photochemical silicon nitride (photonitride) passivations (parallel evaluations) of integrated circuits which were then encapsulated in plastic is described. Photonitride passivation is compatible with all wire bonded lead frame assemblies, with or without initial chip passivation. Plasma nitride passivation of lead frame assemblies is possible only if the chip is passivated before lead frame assembly. The survival rate after the environmental test sequence of devices with a coating of plasma nitride on the chip and a coating of either plasma nitride or photonitride over the assembled device is significantly greater than that of devices assembled with no nitride protective coating over either chip or lead frame.

Peters, J. W.↗
NASA NTRS1993

A low-mass faraday cup experiment for the solar wind

Faraday cups have proven to be very reliable and accurate instruments capable of making 3-D velocity distribution measurements on spinning or 3-axis stabilized spacecraft. Faraday cup instrumentation continues to be appropriate for heliospheric missions. As an example, the reductions in mass possible relative to the solar wind detection system about to be flown on the WIND spacecraft were estimated. Through the use of technology developed or used at the MIT Center for Space Research but were not able to utilize for WIND: surface-mount packaging, field-programmable gate arrays, an optically-switched high voltage supply, and an integrated-circuit power converter, it was estimated that the mass of the Faraday Cup system could be reduced from 5 kg to 1.8 kg. Further redesign of the electronics incorporating hybrid integrated circuits as well as a decrease in the sensor size, with a corresponding increase in measurement cycle time, could lead to a significantly lower mass for other mission applications. Reduction in mass of the entire spacecraft-experiment system is critically dependent on early and continual collaborative efforts between the spacecraft engineers and the experimenters. Those efforts concern a range of issues from spacecraft structure to data systems to the spacecraft power voltage levels. Requirements for flight qualification affect use of newer, lighter electronics packaging and its implementation; the issue of quality assurance needs to be specifically addressed. Lower cost and reduced mass can best be achieved through the efforts of a relatively small group dedicated to the success of the mission. Such a group needs a fixed budget and greater control over quality assurance requirements, together with a reasonable oversight mechanism.

Lazarus, A. J.↗
NASA NTRS2005

Nano-engineered Multiwall Carbon Nanotube-copper Composite Thermal Interface Material for Efficient Heat Conduction

Efforts in integrated circuit (IC) packaging technologies have recently been focused on management of increasing heat density associated with high frequency and high density circuit designs. While current flip-chip package designs can accommodate relatively high amounts of heat density, new materials need to be developed to manage thermal effects of next-generation integrated circuits. Multiwall carbon nanotubes (MWNT) have been shown to significantly enhance thermal conduction in the axial direction and thus can be considered to be a candidate for future thermal interface materials by facilitating efficient thermal transport. This work focuses on fabrication and characterization of a robust MWNT-copper composite material as an element in IC package designs. We show that using vertically aligned MWNT arrays reduces interfacial thermal resistance by increasing conduction surface area, and furthermore, the embedded copper acts as a lateral heat spreader to efficiently disperse heat, a necessary function for packaging materials. In addition, we demonstrate reusability of the material, and the absence of residue on the contacting material, both novel features of the MWNT-copper composite that are not found in most state-of-the-art thermal interface materials. Electrochemical methods such as metal deposition and etch are discussed for the creation of the MWNT-Cu composite, detailing issues and observations with using such methods. We show that precise engineering of the composite surface affects the ability of this material to act as an efficient thermal interface material. A thermal contact resistance measurement has been designed to obtain a value of thermal contact resistance for a variety of different thermal contact materials.

Ngo, Quoc↗
NASA NTRS1985

Onboard high data rate signal processing and storage

The objective is to advance the state of the art in onboard image data processing and storage through the use of advanced gallium arsenide integrated circuit technology. Viewgraphs are given on research and development efforts, an adaptive programmable processor chip set, design characteristics of an eight bit general processor, and a density comparison of silicon and gallium arsenide integrated circuits.

Miller, Warner H.↗
NASA NTRS1993

Predicting Lifetimes Of CMOS ASIC's From Test Data

Concise report discusses recent developments in use of semiempirical mathematical models to predict rates of failure and operating lifetimes of complementary metal oxide/semiconductor (CMOS) application-specific integrated circuits (ASIC's). Each model represents specific mechanism of failure. Once failure mechanisms and models relevant to given ASIC chosen, adjustable parameters in models fitted to life-test data acquired from representative integrated-circuit structures on test coupons fabricated along with ASIC's. Then design parameters of ASIC's incorporated into models, and models yield lifetimes.

Buehler, Martin G.↗