Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “pipeline”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 469 records · Page 26
All sourcesNASA NTRSDOE OSTI
DOE OSTI2022

Handheld multi-sensor biometric imaging device and processing pipeline

A handheld biometric imaging device having an array of cameras configured to simultaneously capture face, iris and fingerprint biometrics of a subject. The device includes a plurality of visible-light cameras and a plurality of infrared-light cameras capable of being triggered simultaneously to obtain a plurality of images from which a 3D image of the light field can be constructed. The device includes a plurality of visible-light illuminators and a plurality of infrared-light illuminators that allow images of a subject to be captured under different lighting profiles. The device may include an onboard control system that is capable of reconstructing a face region, an iris region and a fingerprint region from the 3D light-field image, and then extract a corresponding face template, an iris template, and a fingerprint template from the respective reconstructed regions. The extracted face, iris, and fingerprint templates may be used for enrollment and/or comparison against a biometric-template database associated with one or more watchlists.

Bolme, David S.↗
DOE OSTI2022

System and methods for hardware-software cooperative pipeline error detection

An error reporting system utilizes a parity checker to receive data results from execution of an original instruction and a parity bit for the data. A decoder receives an error correcting code (ECC) for data resulting from execution of a shadow instruction of the original instruction, and data error correction is initiated on the original instruction result on condition of a mismatch between the parity bit and the original instruction result, and the decoder asserting a correctable error in the original instruction result.

97 MATHEMATICS AND COMPUTING↗