Effect of aspect ratio and taper on the pressure drag at supersonic speeds of unswept wings at zero lift
Explore the source record for details and available documents.
SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
Explore the source record for details and available documents.
Explore the source record for details and available documents.
Explore the source record for details and available documents.
Explore the source record for details and available documents.
Abstract This letter solves a major hurdle that mars photolithography-based fabrication of micro-mesoscale structures in silicon. Conventional photolithography is usually performed on smooth, flat wafer surfaces to lay a 2D design and subsequently etch it to create single-level features. It is, however, unable to process non-flat surfaces or already etched wafers and create more than one level in the structure. In this study, we have described a novel cleanroom-based process flow that allows for easy creation of such multi-level, hierarchical 3D structures in a substrate. This is achieved by introducing an ultra-thin sacrificial silicon dioxide hardmask layer on the substrate which is first 3D patterned via multiple rounds of lithography. This 3D pattern is then scaled vertically by a factor of 200–300 and transferred to the substrate underneath via a single shot deep etching step. The proposed method is also easily characterizable—using features of different topographies and dimensions, the etch rates and selectivities were quantified; this characterization information was later used while fabricating specific target structures. Furthermore, this study comprehensively compares the novel pattern transfer technique to already existing methods of creating multi-level structures, like grayscale lithography and chip stacking. The proposed process was found to be cheaper, faster, and easier to standardize compared to other methods—this made the overall process more reliable and repeatable. We hope it will encourage more research into hybrid structures that hold the key to dramatic performance improvements in several micro-mesoscale devices.
Explore the source record for details and available documents.
Plasma etching of semiconductors is an essential process in the production of microchips which enable nearly every aspect of modern life. Two frequencies of applied voltage are often used to provide control of both the ion fluxes and energy distribution.
Explore the source record for details and available documents.
Inorganic-containing hybrid photoresists are critical for next-generation extreme ultraviolet (EUV) lithography and angstrom-era semiconductor miniaturization. However, associated conventional solution processing struggles to achieve ultrathin, uniform films with high conformality and compositional control, limiting overall patterning performance. Here, this study reports the systematic lithographic patterning characterization of an Al-based hybrid resist synthesized via vapor-phase molecular layer deposition (MLD), using the trimethylaluminum (TMA) metal precursor and the hydroquinone (HQ) aromatic organic linker. The resist supports both sub-20 nm high-resolution nanolithography and virtually infinite silicon plasma etch selectivity. Lithographic performance studied using electron beam lithography (EBL) as a proxy for EUV shows that, under an optimized process adopting post-exposure bake, the resist achieves the best resolution of 15.4 nm linewidth under stringent 1:1 line-space high-density patterning—limited only by the minimum beam size of the EBL system. The resist also shows wide dose latitude and balanced performance in resolution, roughness, and sensitivity. The infinite silicon etch selectivity, stemming from spontaneous aluminum oxyfluoride passivation layer formation, enables fabrication of micrometer-tall, 40 nm-wide silicon nanofin structures using only a ≈30 nm-thick resist layer, without no hard mask. These results highlight the potential of MLD-based hybrid resists for developing next-generation resist materials for micro/nanoelectronics manufacturing.
Not Available
Not provided.
Abstract not provided.
Abstract not provided.
Explore the source record for details and available documents.