SEARCH · Engineering Papers

Results for “chip scale”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 361 records · Page 20

All sources NASA NTRS DOE OSTI

DOE OSTI2024

Enhancement of reactive oxygen species production by ultra-short electron pulses

The development of laser-driven accelerators-on-chip has provided an opportunity to miniaturize devices for electron radiotherapy delivery. Laser-driven accelerators produce highly time-compressed electron pulses, on the 100 fs to 1 ps scale. This delivers electrons at high peak power yet low average beam current compared with conventional delivery devices, which generate pulses of approximately 3 µs. The biophysical effects of this time structure, however, are unclear. Here, we use a Monte Carlo simulation approach to explore the effects of the electron beam time structure on the production of reactive oxygen species (ROS) in water. Our results show a power law increase in the generation of hydroxyl ions per deposited electron with decreasing pulse length over the pulse length range of 10 µs to 100 fs. Similar trends were observed for hydrogen peroxide, superoxide, hydroperoxyl, hydronium and solvated electrons. In practical terms, this indicates a fourfold increase in the efficiency of free radical production for sub-picosecond pulses, relative to that of conventional microsecond pulses, for the same number of deposited electrons.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

NASA NTRS1985

The VLSI design of error-trellis syndrome decoding for convolutional codes

A recursive algorithm using the error-trellis decoding technique is developed to decode convolutional codes (CCs). An example, illustrating the very large scale integration (VLSI) architecture of such a decode, is given for a dual-K CC. It is demonstrated that such a decoder can be realized readily on a single chip with metal-nitride-oxide-semiconductor technology.

Reed, I. S.↗

NASA NTRS1986

The VLSI design of an error-trellis syndrome decoder for certain convolutional codes

Reed, I. S.↗

NASA NTRS1991

NASA Space Engineering Research Center for VLSI systems design

This annual review reports the center's activities and findings on very large scale integration (VLSI) systems design for 1990, including project status, financial support, publications, the NASA Space Engineering Research Center (SERC) Symposium on VLSI Design, research results, and outreach programs. Processor chips completed or under development are listed. Research results summarized include a design technique to harden complementary metal oxide semiconductors (CMOS) memory circuits against single event upset (SEU); improved circuit design procedures; and advances in computer aided design (CAD), communications, computer architectures, and reliability design. Also described is a high school teacher program that exposes teachers to the fundamentals of digital logic design.

Source record↗

DOE OSTI2025

On-chip terahertz emission from Floquet-Bloch states [Invited]

Floquet engineering uses time-periodic electromagnetic fields to modify the electronic properties of quantum materials via the creation of Floquet-Bloch states. These photon-dressed states inherit features from both the material and the driving field, enabling the exploration and control of quantum phenomena in light-matter hybrid systems. In non-centrosymmetric materials, shift currents can arise from the quantum geometric properties of electronic wavefunctions. However, shift currents from Floquet-Bloch states remain experimentally unexplored. Here, we employ an on-chip optoelectronic circuit to detect intrinsic terahertz emission from Floquet-Bloch states in T d -WTe 2 under intense optical driving. We observe strong edge-localized terahertz emission that scales linearly with the driving field, consistent with the theoretical prediction for shift currents generated by Floquet-Bloch states. The results advance our understanding of strongly driven quantum materials and provide insights for developing efficient, bias-free terahertz sources for future optoelectronic technologies.

Li, Xinyu [Max Planck Institute for the Structure ↗

NASA NTRS2014

Study of a Flexible Low Profile Tunable Dipole Antenna Using Barium Strontium Titanate Varactors

In this paper a flexible low profile dipole antenna using a frequency selective surface (FSS) with interdigital barium strontium titanate (BST) varactor-tuned unit cells is presented. The varactor chips were placed only along one dimension of the FSS to avoid the use of vias and simplify the DC bias network. The antenna uses overlapping metallic plates that resemble fish scales as a ground plane to improve the flexibility of the multi-material stack structure. The measured data of the antenna demonstrate tunability from 2.42 GHz to 2.66 GHz and 1.3 dB gain drop when using overlapping metallic plates instead of continuous ground plane. The total antenna thickness is approximately lambda/24.

Flexible antennas↗

NASA NTRS1997

A Thermal and Electrical Analysis of Power Semiconductor Devices

The state-of-art power semiconductor devices require a thorough understanding of the thermal behavior for these devices. Traditional thermal analysis have (1) failed to account for the thermo-electrical interaction which is significant for power semiconductor devices operating at high temperature, and (2) failed to account for the thermal interactions among all the levels involved in, from the entire device to the gate micro-structure. Furthermore there is a lack of quantitative studies of the thermal breakdown phenomenon which is one of the major failure mechanisms for power electronics. This research work is directed towards addressing. Using a coupled thermal and electrical simulation, in which the drift-diffusion equations for the semiconductor and the energy equation for temperature are solved simultaneously, the thermo-electrical interactions at the micron scale of various junction structures are thoroughly investigated. The optimization of gate structure designs and doping designs is then addressed. An iterative numerical procedure which incorporates the thermal analysis at the device, chip and junction levels of the power device is proposed for the first time and utilized in a BJT power semiconductor device. In this procedure, interactions of different levels are fully considered. The thermal stability issue is studied both analytically and numerically in this research work in order to understand the mechanism for thermal breakdown.

Vafai, Kambiz↗

DOE OSTI2020

Spent Crystalline Silicotitanate Storage Study

Washington River Protection Solutions is working to support initial production of immobilized low-activity waste (LAW) by feeding Hanford tank supernate from tank farms to the Hanford Waste Treatment and Immobilization Plant (WTP) LAW Facility. This goal incorporates the design of a Tank-Side Cesium Removal (TSCR) system, which filters tank waste supernate to remove suspended solids and then removes Cs by processing it through crystalline silicotitanate (CST) ion exchange media manufactured by Honeywell UOP, LLC. The 137 Cs-depleted product is intended to be sent to the WTP for vitrification. The Cs-loaded CST columns will be stored indefinitely, with a goal of eventual CST removal and treatment. Thus, the spent CST needs to be recoverable. The testing described herein looks to potential upset process conditions where CST storage may be required before various rinse steps are completed. This study evaluated upset conditions at three sequential processing steps envisioned for TSCR (feed, 0.1 M NaOH rinse, water rinse), and in-column drying with compressed air (normal end step) to assess impacts on the nature of the CST bed. Testing was conducted at the small scale (12-mL bed volume); simulated AP-105 tank waste was used as the feed. Following process disruption, the CST bed was dried in place at 70 °C. Post-dried CST bed physical properties (angle of repose, penetration depth, particle morphological changes) were measured to evaluate how CST moved and flowed. The testing is intended to provide a preliminary assessment of issues that may arise from desiccation of CST with the indicated salt solutions in place. Since these were small-scale tests, the processing conditions will not match full scale conditions exactly; however, the tests do provide insight into the impact of stopping processing at an earlier step than normal. Except for the feed that was dried in-place, all other process stop-conditions showed the CST bed flowed well after drying. At this small scale, CST beds would not present an issue for retrievability. The feed that was dried in place had solidified into a rock-hard monolith with no movement possible. Samples had to be chipped from the surface.

12 MANAGEMENT OF RADIOACTIVE AND NON-RADIOACTIVE W↗

NASA NTRS2001

Miniature Free-Flying Magnetometer Utilizing System-On-A-Chip Technology

Four Free-Flying Magnetometers (FFMs), developed at the Jet Propulsion Laboratory (JPL) for the Enstrophy mission, were successfully deployed from the payload of a sounding rocket launched from Poker Flats, Alaska on February 11, 1999. The FFMs functioned successfully by synchronously measuring the vector magnetic field at 4 points separate from the payload and at relative distances up to 3 km, and communicated their data, in bursts, to the ground. This is the first time synchronized in-situ multipoint measurements of the Earth's magnetic field utilizing miniature spin-stabilized "sensorcraft" have been performed. The data they provided have enabled, for the first time, the direct measure of field-aligned current density and are enabling new science by determining the fine-scale structure of the currents in the Earth's ionosphere involved in the production of aurora. These proof-of-concept "hockey puck" (80 mm diameter, 38 mm height, 250 gram mass) FFMs were built using off-the-shelf commercial, industrial, and military grade surface-mount electronic components. Radiation-hard electronics was not required for the Enstrophy mission's short sub-orbital flight. The successful design, implementation, and flight demonstration of this 1st generation FFM design has provided a solid base for further development of a 2nd generation FFM design for planetary science applications. A reliable ultra-miniature radiation-hard 2nd-generation FFM utilizing System-On-A-Chip (SOAC) technologies is proposed. This design would be targeted for long-term planetary missions to investigate magnetospheric field configurations in regions having small-scale structure and to separate spatial and temporal variations. A fleet of short-lived (expendable) FFMs would be deployed into a targeted region to gather multiprobe vector magnetic field data. The FFMs would be ejected from a parent spacecraft at a speed of a few m/sec and would cover spatial volumes of order tens of kilometers for times of order one hour. The parent spacecraft would carry a sufficient number of FFMs for multiple deployments. Additional information is contained in the original extended abstract.

Eyre, F. B.↗

DOE OSTI2021

Comparison of the dielectric and magnetocaloric properties of bulk and film of GdFe 0.5 Cr 0.5 O 3

Here, we report a comparison of the magnetic, magnetocaloric, and dielectric properties of 50% iron substituted GdCrO 3 (GdFe 0.5 Cr 0.5 O 3 ) bulk pellet and 960 nm thick film of GdFe 0.5 Cr 0.5 O 3 (GFCO). The 960 nm film was synthesized on a platinized-silicon substrate by chem. soln. deposition and spin-coating methods. The X-ray diffraction scans of the bulk sample and the film as well as the morphology of the film as examined by the field-emission scanning electron microscope indicate phase-pure and polycrystalline nature of these samples. XPS was used to deermine the valence states of Gd, Fe, and Cr. The temp. dependence of the dielectric const. from 225 to 700 K shows peaks at T C = 525 K for the bulk and ≈450 K for the film due to ferroelectric to paraelectric transitions, since elec. polarization vs elec. field hysteresis loops are observed. at room temp. The dielectric studies in the bulk GFCO for T > T C indicate a relaxor-like behavior. The measurements of the magnetization (M) of the samples as a function of temp. (5-350 K) and magnetic field (H) up to 7 T (=70 kOe) depict hysteresis behavior at low temps. due to the canted antiferromagnetic order of Fe 3+ /Cr 3+ below the Néel temp. of ≈275 K. The M vs H isotherms at various temps. are used to det. and compare the magnetic entropy change (-ΔS) and relative cooling power (RCP) of the two samples, yielding (-ΔS) = 30.7 J/kg K (18.8 J/kg K) and RCP = 566.5 J/kg (375 J/kg) for the bulk (960 nm film) samples of GFCO at 7 K and 7 T, resp. The plot of RCP vs T shows that magnetic cooling for this system is most effective for T < 30 K. Comparatively smaller magnitudes of (-ΔS) and RCP for the film vis-a-vis the bulk sample of GFCO scale with its reduced magnetization. This suggests that further improvements in the quality of the films are needed to improve their magnetization and hence their magnetocaloric properties, possibly making them useful for on-chip cooling in miniaturized devices.

36 MATERIALS SCIENCE↗

NASA NTRS1972

Minimizing the area required for time constants in integrated circuits

When a medium- or large-scale integrated circuit is designed, efforts are usually made to avoid the use of resistor-capacitor time constant generators. The capacitor needed for this circuit usually takes up more surface area on the chip than several resistors and transistors. When the use of this network is unavoidable, the designer usually makes an effort to see that the choice of resistor and capacitor combinations is such that a minimum amount of surface area is consumed. The optimum ratio of resistance to capacitance that will result in this minimum area is equal to the ratio of resistance to capacitance which may be obtained from a unit of surface area for the particular process being used. The minimum area required is a function of the square root of the reciprocal of the products of the resistance and capacitance per unit area. This minimum occurs when the area required by the resistor is equal to the area required by the capacitor.

Lyons, J. C.↗

NASA NTRS1979

Spread spectrum techniques for the Space Shuttle

The Space Shuttle will employ spread spectrum techniques for both communication and navigation. During on-orbit phases of flight, two-way S-band and Ku-band communication links between the Shuttle and the ground will be available via the tracking and data relay satellite system (TDRSS). A pseudonoise (PN) code will spread the forward-link data spectrum from 32 kbps to 216 kbps to reduce the signal spectral density impinging on the earth's surface, with the S-band code search and acquisition being performed at C/NO-values of around 5 dB-Hz, and with a code length of 2047 chips at a rate of 11.232 Mchips/sec. C/NO-values in the region of 60 dB-Hz to 63 dB-Hz will characterize PN code acquisition in the Ku-band, whose forward-link PN clock is 3.03 Mchips/sec on a 1023-chip length sequence. Primary operational navigation will be provided by the Global Positioning System (GPS), which, after measuring transit time of the PN spread spectrum signal between a number of GPS satellites and itself, scales it by the velocity of light. GPS will enable position estimation accuracy to 30 feet and velocity estimation accuracy to 0.02 ft/sec.

Batson, B. H.↗

DOE OSTI2023

Fabrication Development for SPT-SLIM, a Superconducting Spectrometer for Line Intensity Mapping

Line Intensity Mapping (LIM) is a new observational technique that uses low-resolution observations of line emission to efficiently trace the large-scale structure of the Universe out to high redshift. Common mm/sub-mm emission lines are accessible from ground-based observatories, and the requirements on the detectors for LIM at mm-wavelengths are well matched to the capabilities of large-format arrays of superconducting sensors. We describe the development of an R = lambda/Delta lambda = 300 on-chip superconducting filter-bank spectrometer covering the 120-180 GHz band for future mm-LIM experiments, focusing on SPT-SLIM, a pathfinder LIM instrument for the South Pole Telescope. Radiation is coupled from the telescope optical system to the spectrometer chip via an array of feedhorn-coupled orthomode transducers. Superconducting microstrip transmission lines then carry the signal to an array of channelizing half-wavelength resonators, and the output of each spectral channel is sensed by a lumped element kinetic inductance detector (leKID). Key areas of development include incorporating new low-loss dielectrics to improve both the achievable spectral resolution and optical efficiency and development of a robust fabrication process to create a galvanic connection between ultra-pure superconducting thin-films to realize multi-material (hybrid) leKIDs. We provide an overview of the spectrometer design, fabrication process, and prototype devices.

microstrip resonators↗

DOE OSTI2022

Low-temperature processed beta-phase In 2 Se 3 ferroelectric semiconductor thin film transistors

As scaling becomes increasingly difficult, there is growing interest in vertical or three-dimensional stacking of transistors and especially memory. Ferroelectric semiconductor field effect transistors can be key enablers to improve energy efficiency and overall chip and memory performance. In this work, low-temperature processed, back-end-of-the-line compatible transistors were demonstrated by depositing a layered chalcogenide ferroelectric semiconductor, beta-phase In 2 Se 3 , at temperature as low as 400 °C. Top gate n-channel In 2 Se 3 thin film transistors were fabricated with field-effect mobility ∼1 cm 2 V −1 s −1 , and simple polarization switching based memory results are presented.

36 MATERIALS SCIENCE↗

DOE OSTI2025

Characterizing and Modeling the Influence of Geometry on the Performance of Superconducting Nanowire Cryotrons

The scaling of superconducting nanowire detectors to larger arrays is often limited by room-temperature-readout cabling. Cryogenic integrated circuits constructed from nanowire cryotrons, or nanocryotrons, can address this limitation by performing signal processing on chip. In this study, we characterize key performance metrics of the nanocryotron to elucidate its potential as a logical element in cryogenic integrated circuits and develop an electro-thermal model to connect material parameters with device performance. We find that the performance of the nanocryotron depends on the device geometry, and trade-offs are associated with optimizing the gain, jitter, and energy dissipation. Here, we demonstrate that nanocryotrons fabricated on niobium nitride can achieve a grey zone less than 210 nA wide for a 5 ns long input pulse corresponding to a maximum achievable gain of 48 dB, an energy dissipation of less than 20 aJ per operation, and a jitter of less than 60 ps.

Superconductor↗

NASA NTRS2012

Optimal Dynamic Sub-Threshold Technique for Extreme Low Power Consumption for VLSI

For miniaturization of electronics systems, power consumption plays a key role in the realm of constraints. Considering the very large scale integration (VLSI) design aspect, as transistor feature size is decreased to 50 nm and below, there is sizable increase in the number of transistors as more functional building blocks are embedded in the same chip. However, the consequent increase in power consumption (dynamic and leakage) will serve as a key constraint to inhibit the advantages of transistor feature size reduction. Power consumption can be reduced by minimizing the voltage supply (for dynamic power consumption) and/or increasing threshold voltage (V(sub th), for reducing leakage power). When the feature size of the transistor is reduced, supply voltage (V(sub dd)) and threshold voltage (V(sub th)) are also reduced accordingly; then, the leakage current becomes a bigger factor of the total power consumption. To maintain low power consumption, operation of electronics at sub-threshold levels can be a potentially strong contender; however, there are two obstacles to be faced: more leakage current per transistor will cause more leakage power consumption, and slow response time when the transistor is operated in weak inversion region. To enable low power consumption and yet obtain high performance, the CMOS (complementary metal oxide semiconductor) transistor as a basic element is viewed and controlled as a four-terminal device: source, drain, gate, and body, as differentiated from the traditional approach with three terminals: i.e., source and body, drain, and gate. This technique features multiple voltage sources to supply the dynamic control, and uses dynamic control to enable low-threshold voltage when the channel (N or P) is active, for speed response enhancement and high threshold voltage, and when the transistor channel (N or P) is inactive, to reduce the leakage current for low-leakage power consumption.

Duong, Tuan A.↗

NASA NTRS1991

Single board system for fuzzy inference

The very large scale integration (VLSI) implementation of a fuzzy logic inference mechanism allows the use of rule-based control and decision making in demanding real-time applications. Researchers designed a full custom VLSI inference engine. The chip was fabricated using CMOS technology. The chip consists of 688,000 transistors of which 476,000 are used for RAM memory. The fuzzy logic inference engine board system incorporates the custom designed integrated circuit into a standard VMEbus environment. The Fuzzy Logic system uses Transistor-Transistor Logic (TTL) parts to provide the interface between the Fuzzy chip and a standard, double height VMEbus backplane, allowing the chip to perform application process control through the VMEbus host. High level C language functions hide details of the hardware system interface from the applications level programmer. The first version of the board was installed on a robot at Oak Ridge National Laboratory in January of 1990.

Symon, James R.↗

NASA NTRS2006

Microfluidic Devices for Studying Biomolecular Interactions

Microfluidic devices for monitoring biomolecular interactions have been invented. These devices are basically highly miniaturized liquid-chromatography columns. They are intended to be prototypes of miniature analytical devices of the laboratory on a chip type that could be fabricated rapidly and inexpensively and that, because of their small sizes, would yield analytical results from very small amounts of expensive analytes (typically, proteins). Other advantages to be gained by this scaling down of liquid-chromatography columns may include increases in resolution and speed, decreases in the consumption of reagents, and the possibility of performing multiple simultaneous and highly integrated analyses by use of multiple devices of this type, each possibly containing multiple parallel analytical microchannels. The principle of operation is the same as that of a macroscopic liquid-chromatography column: The column is a channel packed with particles, upon which are immobilized molecules of the protein of interest (or one of the proteins of interest if there are more than one). Starting at a known time, a solution or suspension containing molecules of the protein or other substance of interest is pumped into the channel at its inlet. The liquid emerging from the outlet of the channel is monitored to detect the molecules of the dissolved or suspended substance(s). The time that it takes these molecules to flow from the inlet to the outlet is a measure of the degree of interaction between the immobilized and the dissolved or suspended molecules. Depending on the precise natures of the molecules, this measure can be used for diverse purposes: examples include screening for solution conditions that favor crystallization of proteins, screening for interactions between drugs and proteins, and determining the functions of biomolecules.

Wilson, Wilbur W.↗