Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “reference bus”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2

Synthesis of Submillimeter Radiation for Spectroscopy

The frequency-multiplier submillimeter spectrometer (FMSS) is a laboratory apparatus for far-infrared molecular spectroscopy, embodying several advances over prior such apparatuses. The most innovative part of the FMSS is a source of monochromatic submillimeter- wavelength radiation that can be tuned over a wide frequency range, as needed for trace gas analyses and molecular- structure studies for which such apparatuses are typically used. The radiation source features a modular design and is built mostly from commercially available components. It includes a computer-controlled radio-frequency synthesizer, amplifiers, and frequency multipliers of a type heretofore used in local oscillators for heterodyne far-infrared receivers. In conjunction with the rest of the apparatus, this source makes it possible to perform measurements over large portions of the submillimeter-wavelength spectrum with resolution, accuracy, and sensitivity greater than those achievable in Fourier-transform infrared spectroscopy. In comparison with prior laboratory submillimeter- wavelength radiation sources, this source is much lighter in weight, less cumbersome, less power-hungry, and capable of sustained operation with less intervention by laboratory personnel. Also, unlike some prior submillimeter-wavelength sources, this source does not require a high-voltage power source. As shown in more detail in the figure, the radiation source includes a sweep frequency synthesizer connected to an external waveform generator, the output of which is used as a reference signal. The synthesizer is computer-controlled through a standard general-purpose interface bus (GPIB) and is operated in phase-locked continuous- wave mode for all measurements. The synthesizer output ranges in frequency from 11 to 18 GHz. For suppression of frequency spurs and harmonics, the output of the frequency synthesizer is fed through a tunable yttrium iron garnet (YIG) filter, which is swept in frequency simultaneously with the frequency synthesizer.

Maiwald, Frank↗

Assessment of flywheel energy storage for spacecraft power systems

The feasibility of inertial energy storage in a spacecraft power system is evaluated on the basis of a conceptual integrated design that encompasses a composite rotor, magnetic suspension, and a permanent magnet (PM) motor/generator for a 3-kW orbital average payload at a bus distribution voltage of 250 volts dc. The conceptual design, which evolved at the Goddard Space Flight Center (GSFC), is referred to as a Mechanical Capacitor. The baseline power system configuration selected is a series system employing peak-power-tracking for a Low Earth-Orbiting application. Power processing, required in the motor/generator, provides a potential alternative configurations that can only be achieved in systems with electrochemical energy storage by the addition of power processing components. One such alternative configuration provides for peak-power-tracking of the solar array and still maintains a regulated bus, without the expense of additional power processing components. Precise speed control of the two counterrotating wheels is required to reduce interaction with the attitude control system (ACS) or alternatively, used to perform attitude control functions. Critical technologies identified are those pertaining to the energy storage element and are prioritized as composite wheel development, magnetic suspension, motor/generator, containment, and momentum control. Comparison with a 3-kW, 250-Vdc power system using either NiCd or NiH2 for energy storage results in a system in which inertial energy storage offers potential advantages in lifetime, operating temperature, voltage regulation, energy density, charge control, and overall system weight reduction.

Rodriguez, G. E.↗

Inexpensive Logic-Level Converter

Relatively-simple transformer circuit boosts 0-to-5 volt pulses from TTL circuitry to plus or minus 10-volt pulses for transmission over data bus. Also reduces bus voltages to lower voltages required by TTL circuitry. Circuit consists of transformer, two voltage-reference networks, quad differential line receiver, and line driver.

Wilcox, S. W.↗

Reconfigurable Processing Module

To accommodate a wide spectrum of applications and technologies, NASA s Exploration System's Missions Directorate has called for reconfigurable and modular technologies to support future missions to the moon and Mars. In response, Langley Research Center is leading a program entitled Reconfigurable Scaleable Computing (RSC) that is centered on the development of FPGA-based computing resources in a stackable form factor. This paper details the architecture and implementation of the Reconfigurable Processing Module (RPM), which is the key element of the RSC system. The RPM is an FPGA-based, space-qualified printed circuit assembly leveraging terrestrial/commercial design standards into the space applications domain. The form factor is similar to, and backwards compatible with, the PCI-104 standard utilizing only the PCI interface. The size is expanded to accommodate the required functionality while still better than 30% smaller than a 3U CompactPCI(TradeMark)card and without the overhead of the backplane. The architecture is built around two FPGA devices, one hosting PCI and memory interfaces, and another hosting mission application resources; both of which are connected with a high-speed data bus. The PCI interface FPGA provides access via the PCI bus to onboard SDRAM, flash PROM, and the application resources; both configuration management as well as runtime interaction. The reconfigurable FPGA, referred to as the Application FPGA - or simply "the application" - is a radiation-tolerant Xilinx Virtex-4 FX60 hosting custom application specific logic or soft microprocessor IP. The RPM implements various SEE mitigation techniques including TMR, EDAC, and configuration scrubbing of the reconfigurable FPGA. Prototype hardware and formal modeling techniques are used to explore the performability trade space. These models provide a novel way to calculate quality-of-service performance measures while simultaneously considering fault-related behavior due to SEE soft errors.

Somervill, Kevin↗

The CAVE (TM) automatic virtual environment: Characteristics and applications

Virtual reality may best be defined as the wide-field presentation of computer-generated, multi-sensory information that tracks a user in real time. In addition to the more well-known modes of virtual reality -- head-mounted displays and boom-mounted displays -- the Electronic Visualization Laboratory at the University of Illinois at Chicago recently introduced a third mode: a room constructed from large screens on which the graphics are projected on to three walls and the floor. The CAVE is a multi-person, room sized, high resolution, 3D video and audio environment. Graphics are rear projected in stereo onto three walls and the floor, and viewed with stereo glasses. As a viewer wearing a location sensor moves within its display boundaries, the correct perspective and stereo projections of the environment are updated, and the image moves with and surrounds the viewer. The other viewers in the CAVE are like passengers in a bus, along for the ride. 'CAVE,' the name selected for the virtual reality theater, is both a recursive acronym (Cave Automatic Virtual Environment) and a reference to 'The Simile of the Cave' found in Plato's 'Republic,' in which the philosopher explores the ideas of perception, reality, and illusion. Plato used the analogy of a person facing the back of a cave alive with shadows that are his/her only basis for ideas of what real objects are. Rather than having evolved from video games or flight simulation, the CAVE has its motivation rooted in scientific visualization and the SIGGRAPH 92 Showcase effort. The CAVE was designed to be a useful tool for scientific visualization. The Showcase event was an experiment; the Showcase chair and committee advocated an environment for computational scientists to interactively present their research at a major professional conference in a one-to-many format on high-end workstations attached to large projection screens. The CAVE was developed as a 'virtual reality theater' with scientific content and projection that met the criteria of Showcase.

Kenyon, Robert V.↗

Modified Phasemeter for a Heterodyne Laser Interferometer

Modifications have been made in the design of instruments of the type described in "Digital Averaging Phasemeter for Heterodyne Interferometry". A phasemeter of this type measures the difference between the phases of the unknown and reference heterodyne signals in a heterodyne laser interferometer. The phasemeter design lacked immunity to drift of the heterodyne frequency, was bandwidth-limited by computer bus architectures then in use, and was resolution-limited by the nature of field-programmable gate arrays (FPGAs) then available. The modifications have overcome these limitations and have afforded additional improvements in accuracy, speed, and modularity. The modifications are summarized.

Loya, Frank M.↗

Analysis and Enhancement of Low-Light-Level Performance of Photodiode-Type CMOS Active Pixel Images Operated with Sub-Threshold Reset

Noise in photodiode-type CMOS active pixel sensors (APS) is primarily due to the reset (kTC) noise at the sense node, since it is difficult to implement in-pixel correlated double sampling for a 2-D array. Signal integrated on the photodiode sense node (SENSE) is calculated by measuring difference between the voltage on the column bus (COL) - before and after the reset (RST) is pulsed. Lower than kTC noise can be achieved with photodiode-type pixels by employing "softreset" technique. Soft-reset refers to resetting with both drain and gate of the n-channel reset transistor kept at the same potential, causing the sense node to be reset using sub-threshold MOSFET current. However, lowering of noise is achieved only at the expense higher image lag and low-light-level non-linearity. In this paper, we present an analysis to explain the noise behavior, show evidence of degraded performance under low-light levels, and describe new pixels that eliminate non-linearity and lag without compromising noise.

Pain, Bedabrata↗

Optical Alignment of the Global Precipitation Measurement (GPM) Star Trackers

The optical alignment of the star trackers on the Global Precipitation Measurement (GPM) core spacecraft at NASA Goddard Space Flight Center (GSFC) was challenging due to the layout and structural design of the GPM Lower Bus Structure (LBS) in which the star trackers are mounted as well as the presence of the star tracker shades that blocked line-of-sight to the primary star tracker optical references. The initial solution was to negotiate minor changes in the original LBS design to allow for the installation of a removable item of ground support equipment (GSE) that could be installed whenever measurements of the star tracker optical references were needed. However, this GSE could only be used to measure secondary optical reference cube faces not used by the star tracker vendor to obtain the relationship information and matrix transformations necessary to determine star tracker alignment. Unfortunately, due to unexpectedly large orthogonality errors between the measured secondary adjacent cube faces and the lack of cube calibration data, we required a method that could be used to measure the same reference cube faces as originally measured by the vendor. We describe an alternative technique to theodolite auto-collimation for measurement of an optical reference mirror pointing direction when normal incidence measurements are not possible. This technique was used to successfully align the GPM star trackers and has been used on a number of other NASA flight projects. We also discuss alignment theory as well as a GSFC-developed theodolite data analysis package used to analyze angular metrology data.

Hetherington, Samuel↗

A Model-based Approach to Controlling the ST-5 Constellation Lights-Out Using the GMSEC Message Bus and Simulink

Space Technology 5 (ST-5) is a three-satellite constellation, technology validation mission under the New Millennium Program at NASA to be launched in March 2006. One of the key technologies to be validated is a lights-out, model-based operations approach to be used for one week to control the ST-5 constellation with no manual intervention. The ground architecture features the GSFC Mission Services Evolution Center (GMSEC) middleware, which allows easy plugging in of software components and a standardized messaging protocol over a software bus. A predictive modeling tool built on MatLab's Simulink software package makes use of the GMSEC standard messaging protocol to interface to the Advanced Mission Planning System (AMPS) Scenario Scheduler which controls all activities, resource allocation and real-time re-profiling of constellation resources when non-nominal events occur. The key features of this system, which we refer to as the ST-5 Simulink system, are as follows: Original daily plan is checked to make sure that predicted resources needed are available by comparing the plan against the model. As the plan is run in real-time, the system re-profiles future activities in real-time if planned activities do not occur in the predicted timeframe or fashion. Alert messages are sent out on the GMSEC bus by the system if future predicted problems are detected. This will allow the Scenario Scheduler to correct the situation before the problem happens. The predictive model is evolved automatically over time via telemetry updates thus reducing the cost of implementing and maintaining the models by an order of magnitude from previous efforts at GSFC such as the model-based system built for MAP in the mid-1990's. This paper will describe the key features, lessons learned and implications for future missions once this system is successfully validated on-orbit in 2006.

Witt, Kenneth J.↗

Time of flight system on a chip

A CMOS time-of-flight TOF system-on-a-chip SoC for precise time interval measurement with low power consumption and high counting rate has been developed. The analog and digital TOF chip may include two Constant Fraction Discriminators CFDs and a Time-to-Digital Converter TDC. The CFDs can interface to start and stop anodes through two preamplifiers and perform signal processing for time walk compensation (110). The TDC digitizes the time difference with reference to an off-chip precise external clock (114). One TOF output is an 11-bit digital word and a valid event trigger output indicating a valid event on the 11-bit output bus (116).

Paschalidis, Nicholas P.↗

Mars Sample Return and Flight Test of a Small Bimodal Nuclear Rocket and ISRU Plant

A combined Nuclear Thermal Rocket (NTR) flight test and Mars Sample Return mission (MSR) is explored as a means of "jump-starting" NTR development. Development of a small-scale engine with relevant fuel and performance could more affordably and quickly "pathfind" the way to larger scale engines. A flight test with subsequent inflight postirradiation evaluation may also be more affordable and expedient compared to ground testing and associated facilities and approvals. Mission trades and a reference scenario based upon a single expendable launch vehicle (ELV) are discussed. A novel "single stack" spacecraft/lander/ascent vehicle concept is described configured around a "top-mounted" downward firing NTR, reusable common tank, and "bottom-mount" bus, payload and landing gear. Requirements for a hypothetical NTR engine are described that would be capable of direct thermal propulsion with either hydrogen or methane propellant, and modest electrical power generation during cruise and Mars surface insitu resource utilization (ISRU) propellant production.

George, Jeffrey A.↗

NASA Alternative Orion Small Cell Battery Design Support

The NASA Orion Crew Module Reference Design was produced to address large scale thermal runaway (TR) hazard with specific safety controls for the Orion Spacecraft. The design presented provides the description of a full scale battery design reference for implementation as a drop in replacement to meet all spacecraft energy requirements with compatible 120 Vdc electrical and mechanical interface using small cell technology (18650) packaging. The 32V SuperBrick incorporates unique support features and an electrical bus bar arrangement that allows cells negative can insertion into heat sink that is compressively coupled to the battery enclosure to promote good thermal management. The housing design also provides an internal flame suppression "filter tray" and positive venting path internal to the enclosure to allow hot effluent ejecta to escape in the event of single cell TR. Virtual cells (14P Banks) that are supported to provide cell spacing with interstitial materials to prevent side can failures that can produce cell to cell TR propagation. These features were successfully test in four separate TR run with the full scale DTA1 test article in February 2016. Successfully Completed Test Objectives - Four separate TR test runs with Full-Scale DTA1 housing with Two SuperBricks, Two SuperBrick Emulators All Tests resulted in "clean" gas with less than 6 C rise at Battery vent All Tests resulted in less than 2 C temperature rise on cold-plate outlet All Tests resulted in less than 6 psi pressure rise in the battery housing Test Run 1 -One neighbor cell TR, highest remaining neighbor 139 C. Ejecta shorted to bus caused prolonged additional heating, One shorted cell did experience TR after 12 minutes, remaining cells had adequate thermal margin Test Run 2 - No cell to cell propagation, highest neighbor cell 112 C; Test Run 3 - No cell to cell propagation, highest neighbor cell 96 C; Test Run 4 - No cell to cell propagation, highest neighbor cell 101 C; Primary TR testing and analysis were completed and reviewed for endorsement by NASA Engineering and Safety Center team members. All Key Test Objectives were met and the small cell design alternative was demonstrated and selected to be a feasible drop in replacement for the MPCV Orion CM Battery for EM2 mission.

Haynes, Chuck↗

Multi-Mission Suitability of the NASA Ames Modular Common Bus

The obvious advantages of small spacecraft - their lower cost structure and the rapid development schedule - have enabled a large number of missions in the past. However, most of these missions have been focused on Earth observation from low Earth orbits. In 2006, the Small Spacecraft Division at the NASA Ames Research Center began the development of the Modular Common Bus, a spacecraft capable of delivering scientifically and technically useful payloads to a variety of destinations within 0.1 AU around the Earth. The core technologies used in the Common Bus design are a composite structure with body-mounted solar cells, an integrated avionics unit, and a high performance bipropellant propulsion system. Due to its modular approach, the Common Bus can be adapted to fit specific mission needs while still using a standardized and qualified set of components. Additionally a number of low cost launch vehicles are supported, resulting in overall mission costs of around $150M including the launch vehicle but excluding the science payloads. This significant reduction in cost and the shorter development time would enable NASA to conduct more frequent exploration missions within its budget and timeframe constraints, compared to the status quo. In this paper the suitability of the Common Spacecraft Bus for four different exploration scenarios is analyzed. These scenarios include a lunar orbiter, a lunar lander, a mission to a Sun-Earth Libration Point, and a rendezvous mission to a Near Earth Object. For each scenario, a preliminary design reference mission is developed and key design parameters for the spacecraft are determined.

Tietz, Sascha↗

Design of the Protocol Processor for the ROBUS-2 Communication System

The ROBUS-2 Protocol Processor (RPP) is a custom-designed hardware component implementing the functionality of the ROBUS-2 fault-tolerant communication system. The Reliable Optical Bus (ROBUS) is the core communication system of the Scalable Processor-Independent Design for Enhanced Reliability (SPIDER), a general-purpose fault tolerant integrated modular architecture currently under development at NASA Langley Research Center. ROBUS is a time-division multiple access (TDMA) broadcast communication system with medium access control by means of time-indexed communication schedule. ROBUS-2 is a developmental version of the ROBUS providing guaranteed fault-tolerant services to the attached processing elements (PEs), in the presence of a bounded number of faults. These services include message broadcast (Byzantine Agreement), dynamic communication schedule update, time reference (clock synchronization), and distributed diagnosis (group membership). ROBUS also features fault-tolerant startup and restart capabilities. ROBUS-2 tolerates internal as well as PE faults, and incorporates a dynamic self-reconfiguration capability driven by the internal diagnostic system. ROBUS consists of RPPs connected to each other by a lower-level physical communication network. The RPP has a pipelined architecture and the design is parameterized in the behavioral and structural domains. The design of the RPP enables the bus to achieve a PE-message throughput that approaches the available bandwidth at the physical layer.

Torres-Pomales, Wilfredo↗

Space station automation of common module power management and distribution, volume 2

The new Space Station Module Power Management and Distribution System (SSM/PMAD) testbed automation system is described. The subjects discussed include testbed 120 volt dc star bus configuration and operation, SSM/PMAD automation system architecture, fault recovery and management expert system (FRAMES) rules english representation, the SSM/PMAD user interface, and the SSM/PMAD future direction. Several appendices are presented and include the following: SSM/PMAD interface user manual version 1.0, SSM/PMAD lowest level processor (LLP) reference, SSM/PMAD technical reference version 1.0, SSM/PMAD LLP visual control logic representation's (VCLR's), SSM/PMAD LLP/FRAMES interface control document (ICD) , and SSM/PMAD LLP switchgear interface controller (SIC) ICD.

Ashworth, B.↗

Engineering studies of vectorcardiographs in blood pressure measuring systems, appendix 1

A small, portable, relatively inexpensive computer system was developed for on-line use in clinical or laboratory situations. The system features an integrated hardware-software package that permits use of all peripherals, such as analog-to-digital converter, oscilloscope, plotter, digital bus, with an interpreter constructed around the BASIC programming language. The system is conceptually similar to the LINC system developed in 1962, but is more compact and powerful due to intervening advances in integrated circuit technology. A description of the hardware of the system was given. A reference manual, user manual, and programming guides were also presented. Finally, a stereo display system for vectorcardiograms was described.

Mark, R. G.↗

Digital pointing control

The digital pointing control system developed for the Space Shuttle Data Bus is discussed. The device, which interfaces with NASA standard sensor units, contains a front panel controller, a development system to load, inspect, print, and store the program and data, and a 'test jig' to provide closed-loop controller operation. The system is described with particular reference to the tracker-gyro interfaces, the control algorithms and compensation procedures, Kalman-estimation filtering, the proportional power output, and the discrete output capability. The results of simulation studies are presented and the development status is noted.

Studer, P. A.↗