Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “hardware”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2
All sourcesNASA NTRSDOE OSTI
DOE OSTI2026

Use of Power Hardware-in-the-Loop and Controller Hardware-in-the-Loop to De-Risk the Use Of Grid-Forming Fuel Cell Inverters in Microgrids

Microgrids continue to proliferate, particularly those that rely on inverter-based resources as the microgrid's voltage and frequency leader. Hardware-in-the-loop simulations can de-risk microgrid deployments, and therefore we need power-hardware-in-the-loop (PHIL) interfaces for grid-forming (GFM) inverters to enable simulations of seamless transitions between islanded and grid-connected operation. Such interfaces are particularly challenging when the inverters need to switch modes, i.e., between grid-following (GFL) and GFM as the microgrid transitions between grid-connected and islanded operation. This presentation shows the use of PHIL interfaces for such microgrids and the preliminary experimental results.

24 POWER TRANSMISSION AND DISTRIBUTION↗
DOE OSTI2021

Stability enhancement module for grid-following converters: Hardware implementation and validation

Low-frequency oscillations limit power delivery of voltage-source converter interfaced resources, for example, wind and solar, operating in grid-following control mode. Our prior research identified the instability mechanism as the coupling between real power and voltage at point of common coupling. In turn, a stability enhancement control was proposed to weaken the coupling by introducing a simple voltage-based feedback loop. The stability enhancement control has been validated via electromagnetic transient simulation testbeds. The objectives of this paper are (a) to provide a more insightful explanation of the enhancement module by examining the impedance of the grid-following converter and (b) to verify the performance of the stability module using a hardware testbed. The theoretic examination demonstrates that stability enhancement module effectively reduces the negative resistance effect of $Z_{qq}$ and thus boosts stability. The experimental research leads to a hardware testbed of a grid-following converter with the ability of demonstrating low-frequency oscillations. Finally, the experimental results demonstrate the efficacy of the proposed stability enhancement control and the readiness of commercial realization of the stability enhancement unit.

42 ENGINEERING↗
DOE OSTI2021

Energy-efficient Mott activation neuron for full-hardware implementation of neural networks

To circumvent the von Neumann bottleneck, substantial progress has been made towards in-memory computing with synaptic devices. However, compact nanodevices implementing non-linear activation functions are required for efficient full-hardware implementation of deep neural networks. Here, in this work, we present an energy-efficient and compact Mott activation neuron based on vanadium dioxide and its successful integration with a conductive bridge random access memory (CBRAM) crossbar array in hardware. The Mott activation neuron implements the rectified linear unit function in the analogue domain. The neuron devices consume substantially less energy and occupy two orders of magnitude smaller area than those of analogue complementary metal–oxide semiconductor implementations. The LeNet-5 network with Mott activation neurons achieves 98.38% accuracy on the MNIST dataset, close to the ideal software accuracy. We perform large-scale image edge detection using the Mott activation neurons integrated with a CBRAM crossbar array. Our findings provide a solution towards large-scale, highly parallel and energy-efficient in-memory computing systems for neural networks.

electrical and electronic engineering↗
DOE OSTI2025

OPET Hardware (Open PV Electrical Tool Hardware) [SWR-25-42]

OPET (Open-source Photovoltaic Electrical Tool) is used for performance measurements of solar photovoltaic (PV) devices in the field under natural sunlight or in the lab under artificial light. Its primary use is in research and development of solar cells and modules, specifically in reliability and durability research of PV devices. Some features and functions include: -IV curve measurements with linear or cosine distributed measurement points -PV device active loading at open circuit voltage (Voc), short circuit current (Isc) and maximum power point (Pmp) -Bias power supply to overcome series resistance in contact wires for Isc measurements and loading -PV voltage input in five ranges from 1V to 100V -PV current input ranges -Low current version, six current ranges from 1.1mA to 340mA -High current version, six current ranges from 50mA to 15A -IO ports for I2C and SPI temperature sensor Arduino extension boards -Integrated fan control This repository contains everything relating to the hardware of the OPET device. If you are looking for the firmware or software repositories, links are below: https://github.com/NREL/opet-firmware https://github.com/NREL/opet-control

McDanold, Byron [National Renewable Energy Laborat↗
NASA NTRS2002

Pre-Hardware Optimization of Spacecraft Image Processing Algorithms and Hardware Implementation

Spacecraft telemetry rates and telemetry product complexity have steadily increased over the last decade presenting a problem for real-time processing by ground facilities. This paper proposes a solution to a related problem for the Geostationary Operational Environmental Spacecraft (GOES-8) image data processing and color picture generation application. Although large super-computer facilities are the obvious heritage solution, they are very costly, making it imperative to seek a feasible alternative engineering solution at a fraction of the cost. The proposed solution is based on a Personal Computer (PC) platform and synergy of optimized software algorithms, and reconfigurable computing hardware (RC) technologies, such as Field Programmable Gate Arrays (FPGA) and Digital Signal Processors (DSP). It has been shown that this approach can provide superior inexpensive performance for a chosen application on the ground station or on-board a spacecraft.

Kizhner, Semion↗
DOE OSTI2021

Considerations for testing full-scale wind turbine nacelles with hardware-in-the-loop

In this paper, pole placement control techniques are utilized to compensate for variations in the torsional dynamics resulting from the different boundary conditions experienced by a wind turbine nacelle when mounted on a test bench. Simulation case studies are used to understand the baseline torsional characteristics of the nacelle coupled to the test bench versus that coupled to the rotor. It was found that the frequency shifts by up to 200% and 400% for the first and second torsional modes, respectively. The feasibility of utilizing pole placement technique to match the torsional characteristics of the turbine on the test bench is investigated using PI and PID controllers. Here, the performance of the tuned controller is then verified under two test scenarios: Low Voltage Ride Through (LVRT), and a highly dynamic turbulent wind input. It is demonstrated that tuning the test bench speed controller can effectively shift the poles of the closed-loop system to match the desired first and second modes of the full turbine and replicate transient field events on the test bench.

17 WIND ENERGY↗
DOE OSTI2018

Design and Assembly of SPT-3G Cold Readout Hardware

The third-generation upgrade to the receiver on the South Pole Telescope, SPT-3G, was installed at the South Pole during the 2016–2017 austral summer to measure the polarization of the cosmic microwave background. Increasing the number of detectors by a factor of 10 to ~16,000 required the multiplexing factor to increase to 68 and the bandwidth of the frequency-division readout electronics to span 1.6–5.2 MHz. This increase necessitates low-thermal conductance, low-inductance cryogenic wiring. Our cold readout system consists of planar thin-film aluminum inductive–capacitive resonators, wired in series with the detectors, summed together, and connected to 4K SQUIDs by 10-μm -thick niobium–titanium (NbTi) broadside-coupled striplines. Here, we present an overview of the cold readout electronics for SPT-3G, including assembly details and characterization of electrical and thermal properties of the system. We report, for the NbTi striplines, values of R≤10 -4 Ω , L=21±1 nH , and C=1.47±.02 nF . Additionally, the striplines’ thermal conductivity is described by kA=6.0±0.3 T 0.92±0.04 μW mm K -1 . Finally, we provide projections for cross talk induced by parasitic impedances from the stripline and find that the median value of percentage cross talk from leakage current is 0.22 and 0.09% from wiring impedance.

79 ASTRONOMY AND ASTROPHYSICS↗
DOE OSTI2019

Moment representation in the lattice Boltzmann method on massively parallel hardware

The widely-used lattice Boltzmann method (LBM) for computational fluid dynamics is highly scalable, but also significantly memory bandwidth-bound on current architectures. This paper presents a new regularized LBM implementation that reduces the memory footprint by only storing macroscopic, moment-based data. We show that the amount of data that must be stored in memory during a simulation is reduced by up to 47%. We also present a technique for cache-aware data re-utilization and show that optimizing cache utilization to limit data motion results in a similar improvement in time to solution. These new algorithms are implemented in the hemodynamics solver HARVEY and demonstrated using both idealized and realistic biological geometries. We develop a performance model for the moment representation algorithm and evaluate the performance on Summit.

Vardhan, Madhurima↗
NASA NTRS2000

Materials Science Research Hardware for Application on the International Space Station: an Overview of Typical Hardware Requirements and Features

NASA's Marshall Space Flight Center (MSFC) is the lead center for Materials Science Microgravity Research. The Materials Science Research Facility (MSRF) is a key development effort underway at MSFC. The MSRF will be the primary facility for microgravity materials science research on board the International Space Station (ISS) and will implement the NASA Materials Science Microgravity Research Program. It will operate in the U.S. Laboratory Module and support U. S. Microgravity Materials Science Investigations. This facility is being designed to maintain the momentum of the U.S. role in microgravity materials science and support NASA's Human Exploration and Development of Space (HEDS) Enterprise goals and objectives for Materials Science. The MSRF as currently envisioned will consist of three Materials Science Research Racks (MSRR), which will be deployed to the International Space Station (ISS) in phases, Each rack is being designed to accommodate various Experiment Modules, which comprise processing facilities for peer selected Materials Science experiments. Phased deployment will enable early opportunities for the U.S. and International Partners, and support the timely incorporation of technology updates to the Experiment Modules and sensor devices.

Schaefer, D. A.↗
NASA NTRS2003

Artificial Neural Network with Hardware Training and Hardware Refresh

A neural network circuit is provided having a plurality of circuits capable of charge storage. Also provided is a plurality of circuits each coupled to at least one of the plurality of charge storage circuits and constructed to generate an output in accordance with a neuron transfer function. Each of a plurality of circuits is coupled to one of the plurality of neuron transfer function circuits and constructed to generate a derivative of the output. A weight update circuit updates the charge storage circuits based upon output from the plurality of transfer function circuits and output from the plurality of derivative circuits. In preferred embodiments, separate training and validation networks share the same set of charge storage circuits and may operate concurrently. The validation network has a separate transfer function circuits each being coupled to the charge storage circuits so as to replicate the training network s coupling of the plurality of charge storage to the plurality of transfer function circuits. The plurality of transfer function circuits may be constructed each having a transconductance amplifier providing differential currents combined to provide an output in accordance with a transfer function. The derivative circuits may have a circuit constructed to generate a biased differential currents combined so as to provide the derivative of the transfer function.

Tuan A Duong↗