Engineering PapersSearch

SEARCH · Engineering Papers

Results for “LOW POWER”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2

Electrode erosion in low power arcjet thrusters

Low power arcjet thrusters (0.5 to 3 kW) are currently being considered for North-South station keeping of geosynchronous communication satellites. The erosion mechanisms of cathodes in these thrusters are not well understood. The experimental set-up to produce a steady state electric arc in a gas flow is described and some preliminary theoretical results on cathode erosion are presented.

Ghosh, A.

Low Power Microrobotics Utilizing Biologically Inspired Energy Generation

The Low Power Microrobotics (LPM) project is a NASA NIAC-funded multi-disciplinary research effort involving the research and advancement of low power electronics, low power mobility and their integration with state of the art microbial fuel cell for power generation. The goal of this project was to advance the capabilities of each of these systems with a 10-year future target of a near one kilogram space exploration vehicle that contains each of these systems. In order to accomplish this task, each system was investigated independently in order to establish the power requirements/limitations while considering how each system affects the other systems. This was performed through numerous trade studies and experimental work, primarily focused around the power capacity of the microbial fuel cell base-lined for this project and how its strengths and limitations affected the design of the remaining onboard systems. Finally an end-to-end system test utilized a microbial fuel cell to charge a super capacitor through an energy harvesting circuit, which was discharged to activate a robotic locomotion system.

Microrobotics

Optimal Dynamic Sub-Threshold Technique for Extreme Low Power Consumption for VLSI

For miniaturization of electronics systems, power consumption plays a key role in the realm of constraints. Considering the very large scale integration (VLSI) design aspect, as transistor feature size is decreased to 50 nm and below, there is sizable increase in the number of transistors as more functional building blocks are embedded in the same chip. However, the consequent increase in power consumption (dynamic and leakage) will serve as a key constraint to inhibit the advantages of transistor feature size reduction. Power consumption can be reduced by minimizing the voltage supply (for dynamic power consumption) and/or increasing threshold voltage (V(sub th), for reducing leakage power). When the feature size of the transistor is reduced, supply voltage (V(sub dd)) and threshold voltage (V(sub th)) are also reduced accordingly; then, the leakage current becomes a bigger factor of the total power consumption. To maintain low power consumption, operation of electronics at sub-threshold levels can be a potentially strong contender; however, there are two obstacles to be faced: more leakage current per transistor will cause more leakage power consumption, and slow response time when the transistor is operated in weak inversion region. To enable low power consumption and yet obtain high performance, the CMOS (complementary metal oxide semiconductor) transistor as a basic element is viewed and controlled as a four-terminal device: source, drain, gate, and body, as differentiated from the traditional approach with three terminals: i.e., source and body, drain, and gate. This technique features multiple voltage sources to supply the dynamic control, and uses dynamic control to enable low-threshold voltage when the channel (N or P) is active, for speed response enhancement and high threshold voltage, and when the transistor channel (N or P) is inactive, to reduce the leakage current for low-leakage power consumption.

Duong, Tuan A.

Development of beam leaded low power logic circuits

The technologies of low power TTL and beam lead processing were merged into a single product family. This family offers the power and thermal advantages of low power(54L), while providing the additional reliability advantages of beam leads. The reduction in the power and heat levels also allows the system designer to take advantage, through beam lead, multichip assemblies, of increased package density to reduce system size and weight.

Smith, B. W.

Remarks on building of low-powered airplanes

If the low-powered airplane is to be used advantageously by private individuals, the most important consideration is a smaller fuel consumption and, hence, a lower engine power. From experiments with gliders, it appears entirely possible, by utilizing ascending winds (on the weather side of mountains and those generated by the heat of the sun) and by employing engine flight intermittently, as required to fly long distances over land.

AIRPLANES, LOW-POWERED

Low Power Transceiver

One of the FREESTAR experiments, the Low Power Transceiver (LPT) experiment is a low-power, lightweight software programmable transceiver prototype technology demonstration that is being developed by NASA as a low-cost S-band spacecraft navigation and communication device. The LPT prototype receives Global Positioning System (GPS) satellite signals for spacecraft navigation support and provides both forward and return, low-rate data communications links to the Merritt Island (MILA) and Dryden Flight Research Facility (DFRC) ground stations and to the Tracking and Data Relay Satellite System (TDRSS). The experiment is designed to demonstrate the system's ability to do simultaneous communications and navigation, as well as multi-mode communications and reconfiguration. LPT is managed by NASA's Goddard Space Flight Center and sponsored by NASA/HQ Code M. The LPT experiment consists of one thermally conductive box containing the electronics stack, three S-band antennas and one L-band antenna. The LPT payload uses general Orbiter services, including power control, command, and telemetry provided through the HHC avionics. On-orbit, the LPT payload will be primarily operated via direct communications between LPT and ground stations (MILA, WLPS, or DFRC) and/or TDRSS, with backup command and telemetry capability provided via the hitchhiker avionics and remote Payload Operations Control Center. During operations, LPT will utilize high Sband frequencies for communications. The LPT TDRSS (and GN) forward link (uplink) frequency is 2106.40625 MHz and their TDRSS (and GN) return link (downlink) frequency is 2287.5 MHz (utilizing Left-handed Circular Polarization to work with the TDRSS MA system). Two standard switch panel switches will be utilized to prohibit inadvertent operation of the antenna. An additional inhibit will be provided through the HH avionics power relay to the LPT.

Source record

Radiation effects on three low-power microcircuits

Irradiation of several low power circuit elements by Co-60 gamma radiation, low and high energy electrons, and neutrons is discussed. The bipolar circuits were SE480 Q NAND gate, and a micropower frequency divider was used in electronic wrist watches. The MOS device was a dual p-channel MOSFET.

Yamakawa, K. A.

Low-Power SOI CMOS Transceiver

The work aims at developing a low-power Silicon on Insulator Complementary Metal Oxide Semiconductor (SOI CMOS) Transceiver for deep-space communications. RF Receiver must accomplish the following tasks: (a) Select the desired radio channel and reject other radio signals, (b) Amplify the desired radio signal and translate them back to baseband, and (c) Detect and decode the information with Low BER. In order to minimize cost and achieve high level of integration, receiver architecture should use least number of external filters and passive components. It should also consume least amount of power to minimize battery cost, size, and weight. One of the most stringent requirements for deep-space communication is the low-power operation. Our study identified that two candidate architectures listed in the following meet these requirements: (1) Low-IF receiver, (2) Sub-sampling receiver. The low-IF receiver uses minimum number of external components. Compared to Zero-IF (Direct conversion) architecture, it has less severe offset and flicker noise problems. The Sub-sampling receiver amplifies the RF signal and samples it using track-and-hold Subsampling mixer. These architectures provide low-power solution for the short- range communications missions on Mars. Accomplishments to date include: (1) System-level design and simulation of a Double-Differential PSK receiver, (2) Implementation of Honeywell SOI CMOS process design kit (PDK) in Cadence design tools, (3) Design of test circuits to investigate relationships between layout techniques, geometry, and low-frequency noise in SOI CMOS, (4) Model development and verification of on-chip spiral inductors in SOI CMOS process, (5) Design/implementation of low-power low-noise amplifier (LNA) and mixer for low-IF receiver, and (6) Design/implementation of high-gain LNA for sub-sampling receiver. Our initial results show that substantial improvement in power consumption is achieved using SOI CMOS as compared to standard CMOS process. Potential advantages of SOI CMOS for deep-space communication electronics include: (1) Radiation hardness, (2) Low-power operation, and (3) System-on-Chip (SOC) solutions.

Fujikawa, Gene

Direct Drive for Low Power Hall Thrusters

Due to recent studies, NASA has initiated the development of a low power Hall thruster for discovery class missions. The potential advantages of a low power Hall thruster is primarily due to its high efficiency operation at low power and its lower complexity compared to ion engines. Direct drive is another method of reducing the complexity of a Hall thruster system while improving its efficiency. The technical challenges associated with this technology are reported. Additionally, the benefits of this technology are discussed based on parametric studies and mission analysis.

Dankanich, John W.

Low-power triggered data acquisition system and method

A low-power triggered data acquisition system and method utilizes low-powered circuitry, comparators, and digital logic incorporated into a miniaturized device interfaced with self-generating transducer sensor inputs to detect, identify and assess impact and damage to surfaces and structures wherein, upon the occurrence of a triggering event that produces a signal greater than a set threshold changes the comparator output and causes the system to acquire and store digital data representative of the incoming waveform on at least one triggered channel. The sensors may be disposed in an array to provide triangulation and location of the impact.

Champaigne, Kevin

Low power arcjet performance

An experimental investigation was performed to evaluate arcjet operation at low power. A standard, 1 kW, constricted arcjet was run using nozzles with three different constrictor diameters. Each nozzle was run over a range of current and mass flow rates to explore stability and performance in the low power regime. A standard pulse-width modulated power processor was modified to accommodate the high operating voltages required under certain conditions. Stable, reliable operation at power levels below 0.5 kW was obtained at efficiencies between 30 and 40 percent. The operating range was found to be somewhat dependent on constrictor geometry at low mass flow rates. Quasi-periodic voltage fluctuations were observed at the low power end of the operating envelope. The nozzle insert geometry was found to have little effect on the performance of the device. The observed performance levels show that specific impulse levels above 350 seconds can be obtained at the 0.5 kW power level.

Curran, Francis M.

Low-power portable geophysical data acquisition system and its use in geomagnetic measurements

A low-power portable data acquisition system presently in use for geomagnetic measurements is described. The system is composed of a data-processing system containing a low-power microprocessor, a 9-track digital tape recorder, and a rechargeable battery pack. The magnetometer is a low-power three axis fluxgate design. Under program control the data processing system keeps track of time of day and date, samples three analog magnetometer outputs at intervals of either 0.4 or 2 s, digitizes the data to 15-bit resolution, and, depending upon relative magnetic activity, decides upon data compression to increase the tape storage capacity. It also monitors and records internal voltages and provides self-checking functions which may be monitored through a visual readout on the control panel. The system is mounted in a rugged, weather-tight carrying case suitable for use outdoors with minimal protection. The system, including magnetometer, uses 1.6-W power and can store 5.7 Mbytes of data.

Medford, L. V.

Low power arcjet performance

An experimental investigation was performed to evaluate arc jet operation at low power. A standard, 1 kW, constricted arc jet was run using nozzles with three different constrictor diameters. Each nozzle was run over a range of current and mass flow rates to explore stability and performance in the low power engine. A standard pulse-width modulated power processor was modified to accommodate the high operating voltages required under certain conditions. Stable, reliable operation at power levels below 0.5 kW was obtained at efficiencies between 30 and 40 percent. The operating range was found to be somewhat dependent on constrictor geometry at low mass flow rates. Quasi-periodic voltage fluctuations were observed at the low power end of the operating envelope, The nozzle insert geometry was found to have little effect on the performance of the device. The observed performance levels show that specific impulse levels above 350 seconds can be obtained at the 0.5 kW power level.

Curran, Francis M.