Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Ethernet”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 37 records · Page 2

The Demonstration of Power over Ethernet (PoE) Technologies in Commercial and Institutional Buildings

PoE technologies are currently ubiquitous in offices in the form of phones, access points, and IP security cameras and managed by on-site IT staff. As low voltage DC-power capabilities have increased with network switches, PoE devices are now being integrated across additional building systems, including lighting, computers, and HVAC controls. Since PoE devices are connected to network switches, energy monitoring and management can be performed through the IT network management software. Data and results from technology validations are still very limited for PoE equipment. This lack of information hinders higher adoption as its benefits and challenges have been insufficiently quantified in real-world scenarios. The use of IT network switches to power and control lighting, plug loads, and HVAC were demonstrated at a variety of sites including offices, schools, and a hotel. This paper presents the findings of a three-year DOE-/State of Minnesota-funded project that demonstrated and assessed the energy and non-energy benefits of Power over Ethernet (PoE) technologies at four commercial/institutional sites. The goals of the demonstrations were to: (1) assess the receptiveness of commercial and institutional markets to these new technologies, (2) demonstrate the feasibility of PoE technologies within standard design/construction practices and commercial codes, (3) assess the energy and cost savings opportunities of these technologies, (4) provide energy management opportunities where they typically are not available, and (5) formulate approaches to spur adoption of these technologies in the marketplace.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗

The Demonstration of Power over Ethernet (PoE) Technologies in Commercial and Institutional Buildings

PoE technologies are currently ubiquitous in offices in the form of phones, access points, and IP security cameras and managed by on-site IT staff. As low voltage DC-power capabilities have increased with network switches, PoE devices are now being integrated across additional building systems, including lighting, computers, and HVAC controls. Since PoE devices are connected to network switches, energy monitoring and management can be performed through the IT network management software. Data and results from technology validations are still very limited for PoE equipment. This lack of information hinders higher adoption as its benefits and challenges have been insufficiently quantified in real-world scenarios. The use of IT network switches to power and control lighting, plug loads, and HVAC were demonstrated at a variety of sites including offices, schools, and a hotel. This paper presents the findings of a three-year DOE-/State of Minnesota-funded project that demonstrated and assessed the energy and non-energy benefits of Power over Ethernet (PoE) technologies at four commercial/institutional sites. The goals of the demonstrations were to: (1) assess the receptiveness of commercial and institutional markets to these new technologies, (2) demonstrate the feasibility of PoE technologies within standard design/construction practices and commercial codes, (3) assess the energy and cost savings opportunities of these technologies, (4) provide energy management opportunities where they typically are not available, and (5) formulate approaches to spur adoption of these technologies in the marketplace.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗

MSU IETC LSTM Ethernet Decode (AN EDGE)

This research explores the ability of machine learning to perform signal separation of an Ethernet style encoded, full-duplex communication. Typical signal separation currently requires an active tap of the communication line, followed by a recombination and retransmission of the data. The purpose of this research is to study a passive approach to data acquisition from a full-duplex signal. The machine learning model used in this research is a long-short-term memory recurrent neural network (LSTM-RNN). The results show that the LSTM was largely successful in recreating the transmission signal from the measured data points, though the separated signals have not yet been tested using a decoding method.

Full Duplex Signals↗

Characterization of throughput on the AXI DMA bus for burst data transfer over Ethernet

cThe Xilinx AXI Direct Memory Access (AXI DMA) module is an efficient solution for medium-speed data transfer in Xilinx SoC FPGAs, supporting data rates greater than 1000 Gbps even in very suboptimal operating modes. It facilitates direct transfer of AXI stream data into processor memory without constant software intervention, which reduces overhead and ensures consistent data logging. By utilizing the FPGA's available memory, large circular buffers (1-5 GiB) are used to buffer data and accommodate network limitations, enabling high-rate data bursts. In this study, we measured the performance of AXI DMA under conditions simulating its lowest practical data transfer speeds. The Arbitrary Length Data Sender was used to transmit AXI stream packets at 32-bit width and 100 MHz frequency, a narrow width and slow speed. Results show that the AXI DMA can transfer up to 3192.76 Mbps with large packet sizes but experiences reduced performance for smaller packets, as low as 2.6 Mbps for 4-byte packets. For Ethernet-limited applications, packet sizes between 8,000 and 16,000 bytes provided optimal transfer speeds of 874 to 1600 Mbps. These findings suggest that the AXI DMA is not the limiting factor in systems where packet sizes exceed 8,000 bytes.

43 PARTICLE ACCELERATORS↗

ESD: Ethernet Signal Differentiator [Poster]

Can Machine Learning Algorithms be trained to interpret and decode passively observed Automative Ethernet full-duplex signals without access to the original signals transmitted by either endpoint?

97 - MATHEMATICS AND COMPUTING↗

Design and evaluation of FDDI fiber optics networkfor Ethernets, VAX's and Ingraph work stations

The purpose of this project is to design and evaluate the FDDI Fiber Optics Network for Ethernets, VAX's, and Ingraph work stations. From the KSC Headquarters communication requirement, it would be necessary to develop the FDDI network based on IEEE Standards outlined in the ANSI X3T9.5, Standard 802.3 and 802.5 topology - direct link via intermediate concentrator and bridge/router access. This analysis should examine the major factors that influence the operating conditions of the Headquarters Fiber plant. These factors would include, but are not limited to the interconnecting devices such as repeaters, bridges, routers and many other relevant or significant FDDI characteristics. This analysis is needed to gain a better understanding of overall FDDI performance.

Wernicki, M. Chris↗

Integrated Formal Analysis of Timed-Triggered Ethernet

We present new results related to the verification of the Timed-Triggered Ethernet (TTE) clock synchronization protocol. This work extends previous verification of TTE based on model checking. We identify a suboptimal design choice in a compression function used in clock synchronization, and propose an improvement. We compare the original design and the improved definition using the SAL model checker.

Dutertre, Bruno↗

Radiation-Hard SpaceWire/Gigabit Ethernet-Compatible Transponder

A radiation-hard transponder was developed utilizing submicron/nanotechnology from IBM. The device consumes low power and has a low fabrication cost. This device utilizes a Plug-and-Play concept, and can be integrated into intra-satellite networks, supporting SpaceWire and Gigabit Ethernet I/O. A space-qualified, 100-pin package also was developed, allowing space-qualified (class K) transponders to be delivered within a six-month time frame. The novel, optical, radiation-tolerant transponder was implemented as a standalone board, containing the transponder ASIC (application specific integrated circuit) and optical module, with an FPGA (field-programmable gate array) friendly parallel interface. It features improved radiation tolerance; high-data-rate, low-power consumption; and advanced functionality. The transponder utilizes a patented current mode logic library of radiation-hardened-by-architecture cells. The transponder was developed, fabricated, and radhard tested up to 1 MRad. It was fabricated using 90-nm CMOS (complementary metal oxide semiconductor) 9 SF process from IBM, and incorporates full BIT circuitry, allowing a loop back test. The low-speed parallel LVCMOS (lowvoltage complementary metal oxide semiconductor) bus is compatible with Actel FPGA. The output LVDS (low-voltage differential signaling) interface operates up to 1.5 Gb/s. Built-in CDR (clock-data recovery) circuitry provides robust synchronization and incorporates two alarm signals such as synch loss and signal loss. The ultra-linear peak detector scheme allows on-line control of the amplitude of the input signal. Power consumption is less than 300 mW. The developed transponder with a 1.25 Gb/s serial data rate incorporates a 10-to-1 serializer with an internal clock multiplication unit and a 10-1 deserializer with internal clock and data recovery block, which can operate with 8B10B encoded signals. Three loop-back test modes are provided to facilitate the built-in-test functionality. The design is based on a proprietary library of differential current switching logic cells implemented in the standard 90-nm CMOS 9SF technology from IBM. The proprietary low-power LVDS physical interface is fully compatible with the SpaceWire standard, and can be directly connected to the SFP MSA (small form factor pluggable Multiple Source Agreement) optical transponder. The low-speed parallel interfaces are fully compatible with the standard 1.8 V CMOS input/output devices. The utilized proprietary annular CMOS layout structures provide TID tolerance above 1.2 MRad. The complete chip consumes less than 150 mW of power from a single 1.8-V positive supply source.

Katzman, Vladimir↗

Time Triggered Ethernet System Testing Means and Method

Methods and apparatus are provided for evaluating the performance of a Time Triggered Ethernet (TTE) system employing Time Triggered (TT) communication. A real TTE system under test (SUT) having real input elements communicating using TT messages with output elements via one or more first TTE switches during a first time interval schedule established for the SUT. A simulation system is also provided having input simulators that communicate using TT messages via one or more second TTE switches with the same output elements during a second time interval schedule established for the simulation system. The first and second time interval schedules are off-set slightly so that messages from the input simulators, when present, arrive at the output elements prior to messages from the analogous real inputs, thereby having priority over messages from the real inputs and causing the system to operate based on the simulated inputs when present.

Smithgall, William Todd↗

Power Over Ethernet Investigation Report

This report provides insight into collaboration between Savannah River National Laboratory’s (SRNL) Global Security Directorate, Augusta University (AU) and the Georgia Cyber Center (GCC) team with regards to device analysis, investigation, and R&D efforts. Most recently, the GCC/AU team approached SRNL to receive cybersecurity expertise in a joint effort to identify differences between a potentially questionable PoE injector recovered by Columbia County and an identical one purchased by the GCC. The questionable device was installed at a fire station operated in Columbia County, shown in the figure 1-1 below.

45 MILITARY TECHNOLOGY, WEAPONRY, AND NATIONAL DEF↗

Controlling Triboelectrification Effects on Spacecraft Ethernet Cabling

Triboelectric charging of a spacecraft and launch vehicles on ascent may occur due to the process of contact and separation between the vehicle skin and aerosols, dust, ice, water droplets, smoke, and other particulates encountered in the flight path. Depending on characteristics at the atomic and molecular levels of the vehicle skin’s surface and the substances and particulates encountered, electrical charge will transfer between the vehicle and the encountered substances, resulting in an accumulation of electrical charge on the vehicle skin. If the vehicle skin is conductive and electrically bonded such that in its entirety it presents an equipotential surface, then the accumulated electrical charge will spread in a nearly uniform manner leaving all regions with a nearly equal potential with respect to each other and the surrounding environment. Regions that are not electrically bonded as described, or surfaces that have resistivity values, can reach different potentials than the surrounding surfaces. When this happens, the differing potentials may grow to very large magnitudes, leading to electrostatic discharge events between the regions. As the vehicle rises in altitude, the breakdown potential between these regions of differing potential decreases commensurate with decreases in atmospheric density and pressure. If the potential differences between surfaces of the vehicle become equal to or exceed the breakdown potential, one or more discharge events may occur, each of them generating voltage and current transients that can easily damage or interfere with the designed operation of on-board electrical, avionic, and communications and navigation systems. This lesson learned discusses an in-flight anomaly caused by triboelectric discharge events and exacerbated by the lack of adequate cable shielding that affected flight computer communication links. Also discussed are mitigations to prevent this occurrence.

Ethernet↗