Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Read Only Memory”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 343 records · Page 19

Electrical Evaluation of RCA MWS5001D Random Access Memory, Volume 4, Appendix C

The electrical characterization and qualification test results are presented for the RCA MWS5001D random access memory. The tests included functional tests, AC and DC parametric tests, AC parametric worst-case pattern selection test, determination of worst-case transition for setup and hold times, and a series of schmoo plots. Statistical analysis data is supplied along with write pulse width, read cycle time, write cycle time, and chip enable time data.

Klute, A.↗

An Accurate, Error-Tolerant, and Energy-Efficient Neural Network Inference Engine Based on SONOS Analog Memory

In this work, we demonstrate SONOS (silicon-oxide-nitrideoxide- silicon) analog memory arrays that are optimized for neural network inference. The devices are fabricated in a 40nm process and operated in the subthreshold regime for in-memory matrix multiplication. Subthreshold operation enables low conductances to be implemented with low error, which matches the typical weight distribution of neural networks, which is heavily skewed toward near-zero values. This leads to high accuracy in the presence of programming errors and process variations. We simulate the end-to-end neural network inference accuracy, accounting for the measured programming error, read noise, and retention loss in a fabricated SONOS array. Evaluated on the ImageNet dataset using ResNet50, the accuracy using a SONOS system is within 2.16% of floating-point accuracy without any retraining. The unique error properties and high On/Off ratio of the SONOS device allow scaling to large arrays without bit slicing, and enable an inference architecture that achieves 20 TOPS/W on ResNet50, a >10× gain in energy efficiency over state-of-the-art digital and analog inference accelerators.

97 MATHEMATICS AND COMPUTING↗

Differential Power Processing for Ultra-Efficient Data Storage

Here this paper presents the hardware, software, and power codesign of an ultra-efficient data storage server with differential power processing (DPP). DPP can reduce the power conversion stress, improve the efficiency, and enhance the functionality of modular power electronics systems. The power inputs of a large number of hard disk drives (HDDs) were connected in series and supported by a multiport ac-coupled differential power processing (MAC-DPP) converter through a multiwinding transformer. Methods for controlling the multi-input multi-output power flow in the multiwinding transformer while avoiding core saturation were investigated. A ten-port MAC-DPP prototype with 700-W/in 3 power density was built to support a 450-W HDD storage system with ten series-stacked voltage domains. The prototype was tested on a 50-HDD server testbench, and the overall system loss is below 1 W (99.77% system efficiency). The server was able to maintain high-speed reading and writing operation of all 50 HDDs against the worst hot-swapping scenarios. A variety of hardware/software configurations and many cloud storage techniques were tested on the fully functioning server. Experimental results show that the energy efficiency of large-scale information systems (CPU/GPU clusters, memory banks, HDD arrays, etc.) can be greatly improved by software, hardware, and power codesign.

42 ENGINEERING↗

Streaming Data Reorganization at Scale with DeltaFS Indexed Massive Directories

We report complex storage stacks providing data compression, indexing, and analytics help leverage the massive amounts of data generated today to derive insights. It is challenging to perform this computation, however, while fully utilizing the underlying storage media. This is because, while storage servers with large core counts are widely available, single-core performance and memory bandwidth per core grow slower than the core count per die. Computational storage offers a promising solution to this problem by utilizing dedicated compute resources along the storage processing path. We present DeltaFS Indexed Massive Directories (IMDs), a new approach to computational storage. DeltaFS IMDs harvest available (i.e., not dedicated) compute, memory, and network resources on the compute nodes of an application to perform computation on data. We demonstrate the efficiency of DeltaFS IMDs by using them to dynamically reorganize the output of a real-world simulation application across 131,072 CPU cores. DeltaFS IMDs speed up reads by 1,740x while only slightly slowing down the writing of data during simulation I/O for in situ data processing.

97 MATHEMATICS AND COMPUTING↗

Basic memory module

Construction and electrical characterization of the 4096 x 2-bit Basic Memory Module (BMM) are reported for the Space Ultrareliable Modular Computer (SUMC) program. The module uses four 2K x 1-bit N-channel FET, random access memory chips, called array chips, and two sense amplifier chips, mounted and interconnected on a ceramic substrate. Four 5% tolerance power supplies are required. At the Module, the address, chip select, and array select lines require a 0-8.5 V MOS signal level. The data output, read-strobe, and write-enable lines operate at TTl levels. Although the module is organized as 4096 x 2 bits, it can be used in a 8196 x 1-bit application with appropriate external connections. A 4096 x 1-bit organization can be obtained by depopulating chips.

Tietze, F. C.↗

Effects of Heavy Ion Exposure on Nanocrystal Nonvolatile Memory

We have irradiated engineering samples of Freescale 4M nonvolatile memories with heavy ions. They use Silicon nanocrystals as the storage element, rather than the more common floating gate. The irradiations were performed using the Texas A&M University cyclotron Single Event Effects Test Facility. The chips were tested in the static mode, and in the dynamic read mode, dynamic write (program) mode, and dynamic erase mode. All the errors observed appeared to be due to single, isolated bits, even in the program and erase modes. These errors appeared to be related to the micro-dose mechanism. All the errors corresponded to the loss of electrons from a programmed cell. The underlying physical mechanisms will be discussed in more detail later. There were no errors, which could be attributed to malfunctions of the control circuits. At the highest LET used in the test (85 MeV/mg/sq cm), however, there appeared to be a failure due to gate rupture. Failure analysis is being conducted to confirm this conclusion. There was no unambiguous evidence of latchup under any test conditions. Generally, the results on the nanocrystal technology compare favorably with results on currently available commercial floating gate technology, indicating that the technology is promising for future space applications, both civilian and military.

Oldham, Timothy R.↗

Simulations of Sample-Up-The-Ramp for Space-Based Observations of Faint Sources

We have conducted simulations of a memory-efficient up-the-ramp sampling algorithm for infrared detector arrays. Our simulations use realistic sky models of galaxy brightness, shapes, and distributions, and include the contributions of zodiacal light and cosmic rays. A simulated readout is based on the HAWAII-2RG arrays, and includes read noise, dark current, pedestal, and other effects. The up-the-ramp algorithm rejects cosmic rays and produces a best estimate of the source flux under the assumption of very low signal-to-noise. We present an analysis of the fidelity of image brightness recovery with this algorithm.

Benford, Dominic J.↗

Analysis of space radiation data of semiconductor memories

This article presents an analysis of radiation effects for several select device types and technologies aboard the Combined Release and Radiation Effects Satellite (CRRES) satellite. These space-flight measurements covered a period of about 14 months of mission lifetime. Single Event Upset (SEU) data of the investigated devices from the Microelectronics Package (MEP) were processed and analyzed. Valid upset measurements were determined by correcting for invalid readings, hard failures, missing data tapes (thus voids in data), and periods over which devices were disabled from interrogation. The basic resolution time of the measurement system was confirmed to be 2 s. Lessons learned, important findings, and recommendations are presented.

Flight Experiment↗

Single-shot switching in Tb/Co-multilayer based nanoscale magnetic tunnel junctions

Magnetic tunnel junctions (MTJs) are elementary units of magnetic memory devices. For high-speed and low-power data storage and processing applications, fast reversal of the magnetization by an ultrashort laser pulse is extremely important. Here we demonstrate single-shot switching of Tb/Co-multilayer based nanoscale MTJs by combining the optical writing and the electrical read-out methods. A 90-fs-long laser pulse switches the magnetization of the storage layer (SL). The change in the tunneling magnetoresistance (TMR) between the SL and a reference layer (RL) is probed electrically across the oxide barrier. Single-shot switching is demonstrated by varying the cell diameter from 300 nm to 20 nm. The anisotropy, magnetostatic coupling, and switching probability exhibit cell-size dependence. By suitable association of laser fluence and magnetic field, successive commutation between high-resistance and low-resistance states is achieved. The nature of the magnetization reversal of both SL and RL in a continuous film is probed with a depth-resolved magneto-optical Kerr effect (MOKE) magnetometry. The ultrafast dynamics in the continuous full-MTJ stack is investigated with the time-resolved pump–probe technique. Our experimental findings provide strong support for the growing interest in ultrafast spintronic devices.

36 MATERIALS SCIENCE↗

Array coding for large data memories

It is pointed out that an array code is a convenient method for storing large quantities of data. In a typical application, the array consists of N data words having M symbols in each word. The probability of undetected error is considered, taking into account three symbol error probabilities which are of interest, and a formula for determining the probability of undetected error. Attention is given to the possibility of reading data into the array using a digital communication system with symbol error probability p. Two different schemes are found to be of interest. The conducted analysis of array coding shows that the probability of undetected error is very small even for relatively large arrays.

Tranter, W. H.↗

NASTRAN postprocessor program for transient response to input accelerations

The description of a transient analysis program for computing structural responses to input base accelerations is presented. A hybrid modal formulation is used and a procedure is demonstrated for generating and writing all modal input data on user tapes via NASTRAN. Use of several new Level 15 modules is illustrated along with a problem associated with reading the postprocessor program input from a user tape. An example application of the program is presented for the analysis of a spacecraft subjected to accelerations initiated by thrust transients. Experience with the program has indicated it to be very efficient and economical because of its simplicity and small central memory storage requirements.

Wingate, R. T.↗

Solid State Drive Radiation Assurance With Active Testing

Automotive and industrial grade SSDs were tested for TID and SEE response at the assembly level to investigate radiation tolerance trends and explore radiation hardness assurance best practices in commercial memory devices. SSDs were installed in passive NVMe extenders to place only the drive in the beam line. A digital I/O module connected to the test computer provided inhibit signals to block both facility beam delivery and power while attempting recovery from any device failure conditions (e.g., failed write, failed read, or unresponsive device).

Edward P Wilcox↗

Educating HPC Users in the use of advanced computing technology

We examine a multi-modal approach to educating and training users of an advanced computing technology testbed at the Institute for Advanced Computational Science at Stony Brook University. Ookami provides researchers worldwide with access to 176 Fujitsu A64FX compute nodes, this being the same processor technology powering the Japanese Fugaku supercomputer, the fastest computer in the world since June 2020. However, achieving high-performance on this Arm-based, leadership computing technology requires that users be familiar with details of computer architecture, performance analysis and modeling, and high-performance programming models that are commonly omitted in introductory programming courses. Indeed, regardless of their seniority, many of the testbed users are surprisingly unfamiliar with basic concepts such as vectorization, pipelining, latency/bandwidth, roofline models, computing energy/power, threads, and non-uniform memory access. These same concepts also pervade mainstream x86 technologies, so this is of widespread concern. Due to the national/global nature of our user community that is also very diverse in both discipline and experience, the inability to offer formal classes, and our experience that most people do not tend to read online documentation or training materials in sufficient depth, we have consciously employed multiple approaches that heavily emphasize (online) personal interactions and transfer of skills. Online documentation has been organized around best-practices and FAQs; twice-weekly hackathons and office hours via Zoom enable deep dives by both the team and the user community with multiple broad benefits; a Slack channel provides both real time and archived answers and discussions; and workshops, training and webinars target community needs as they arise. Furthermore, the perspective that these tools are being used in an educational setting rather than just for project communication makes them more effective and contributes to community success.

A64FX↗

Far Ultraviolet Imaging from the Image Spacecraft: Wideband FUV Imaging - 2

The Far Ultraviolet Wideband Imaging Camera (WIC) complements the magnetospheric images taken by the IMAGE satellite instruments with simultaneous global maps of the terrestrial aurora. Thus, a primary requirement of WIC is to image the total intensity of the aurora in wavelength regions most representative of the aurora] source and least contaminated by dayglow, have sufficient field of view to cover the entire polar region from spacecraft apogee and have resolution that is Sufficient to resolve auroras on a scale of 1 to 2 latitude degrees, The instrument is sensitive in the spectral region from 140- 190 nm. The WIC is mounted on the rotating, IMAGE spacecraft viewing radially outward and has a field of view of 17 deg in the direction parallel to the spacecraft spin axis. Its field of view is 30 deg in the direction perpendicular to the spin axis, although only a 17 deg x 17 deg image of the Earth is recorded. The optics was an all-reflective, inverted Cassegrain Burch camera using concentric optics with a small convex primary and a large concave secondary mirror. The mirrors were coated by a special multi-layer coating, which has low reflectivity in the visible and near UV region, The detector consists of a MCP-Intensified CCD. The MCP is curved to accommodate the focal surface of the concentric optics. Tile phosphor of the image intensifier is deposited on a concave fiberoptic window, which is then Coupled to the CCD with a fiberoptic taper. The camera head operates in a fast frame transfer mode with the CCD being read approximately 30 full frames (512 by 256 pixel) per second with an exposure time of 0.033 s. The image motion (file to the satellite spin is minimal during such a short exposure. Each image is electronically distortion corrected using the look up table scheme. An offset is added to each memory address that is proportional to the image shift due to satellite rotation, and the charge signal is digitally summed in memory. On orbit, approximately 300 frames will be added to produce one WIC image in memory. The advantage of the electronic motion compensation and distortion correction is that it is extremely flexible, permitting several kinds of corrections including motions parallel and perpendicular to the predicted axis of rotation. File instrument was calibrated by applying ultraviolet light through a vacuum monochromator and measuring the absolute responsivity of the instrument. To obtain the data for the distortion look up table the camera was turned through various angles and the input angles corresponding to a pixel matrix were recorded. It was found that the spectral response peaked at 150 nm and fell off in either direction. The equivalent aperture of the camera, including mirror reflectivities and effective photocathode quantum efficiency, is about 0.04 sq cm. Thus, a 100 Rayleigh LBH aurora is expected to produce 23 equivalent counts per pixel per 10 s exposure at the peak of instrument response.

Mende, S. B.↗

Critical Assessment of Metagenome Interpretation: the second round of challenges

Abstract Evaluating metagenomic software is key for optimizing metagenome interpretation and focus of the Initiative for the Critical Assessment of Metagenome Interpretation (CAMI). The CAMI II challenge engaged the community to assess methods on realistic and complex datasets with long- and short-read sequences, created computationally from around 1,700 new and known genomes, as well as 600 new plasmids and viruses. Here we analyze 5,002 results by 76 program versions. Substantial improvements were seen in assembly, some due to long-read data. Related strains still were challenging for assembly and genome recovery through binning, as was assembly quality for the latter. Profilers markedly matured, with taxon profilers and binners excelling at higher bacterial ranks, but underperforming for viruses and Archaea. Clinical pathogen detection results revealed a need to improve reproducibility. Runtime and memory usage analyses identified efficient programs, including top performers with other metrics. The results identify challenges and guide researchers in selecting methods for analyses.

54 ENVIRONMENTAL SCIENCES↗

Aerospace Ground Equipment for model 4080 sequence programmer. A standard computer terminal is adapted to provide convenient operator to device interface

The Aerospace Ground Equipment (AGE) provides an interface between a human operator and a complete spaceborne sequence timing device with a memory storage program. The AGE provides a means for composing, editing, syntax checking, and storing timing device programs. The AGE is implemented with a standard Hewlett-Packard 2649A terminal system and a minimum of special hardware. The terminal's dual tape interface is used to store timing device programs and to read in special AGE operating system software. To compose a new program for the timing device the keyboard is used to fill in a form displayed on the screen.

Nissley, L. E.↗

Globalized Newton-Krylov-Schwarz Algorithms and Software for Parallel Implicit CFD

Implicit solution methods are important in applications modeled by PDEs with disparate temporal and spatial scales. Because such applications require high resolution with reasonable turnaround, "routine" parallelization is essential. The pseudo-transient matrix-free Newton-Krylov-Schwarz (Psi-NKS) algorithmic framework is presented as an answer. We show that, for the classical problem of three-dimensional transonic Euler flow about an M6 wing, Psi-NKS can simultaneously deliver: globalized, asymptotically rapid convergence through adaptive pseudo- transient continuation and Newton's method-, reasonable parallelizability for an implicit method through deferred synchronization and favorable communication-to-computation scaling in the Krylov linear solver; and high per- processor performance through attention to distributed memory and cache locality, especially through the Schwarz preconditioner. Two discouraging features of Psi-NKS methods are their sensitivity to the coding of the underlying PDE discretization and the large number of parameters that must be selected to govern convergence. We therefore distill several recommendations from our experience and from our reading of the literature on various algorithmic components of Psi-NKS, and we describe a freely available, MPI-based portable parallel software implementation of the solver employed here.

Gropp, W. D.↗

Giant Domain Wall Conductivity in Self‐Assembled BiFeO 3 Nanocrystals

Abstract Ever‐increasing demand on electronic devices with ultrahigh‐density non‐volatile data storage has attracted great interest in novel ferroelectric memories based on conductive ferroelectric domain walls. Embedded in an insulating material, ferroelectric domain walls have the capability of being (re)created, displaced, erased, and altered in their spatial configurations and electronic characteristics. However, the domain wall conductivities are in most cases not yet sufficiently high to ensure the current density required to drive read‐out circuits operating at high speeds. In this work, a giant domain wall current (>10 µA) of a single charged domain wall is obtained through conductive atomic force microscopy with a bias field of 4 V. This is achieved in self‐assembled BiFeO 3 nanocrystals grown by sol‐gel method on Nb‐doped SrTiO 3 substrates. Local configurations of domains and domain wall types are studied using vector piezoresponse force microscopy and high‐resolution transmission electronic microscopy. The enhancement of the wall current is shown to be due to the formation of conducting pathways of charged defects accumulated along domain walls and traversing the nanocrystals. The diverse domain walls can be manipulated by electric field in a perpendicular architecture. The perpendicular array structure of BiFeO 3 nanocrystals should have great potentials for developing perpendicular nanoelectronic prototypes.

Liu, Lisha↗