Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Readout”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 307 records · Page 17
All sourcesNASA NTRSDOE OSTI
NASA NTRSDate not supplied

Balloon Data Readout via Free-Space Optical Communications

Free-space optical communications is a mature technology, using eye-safe beams and small-terminals, that has the potential to increase balloon data readout rates by orders of magnitude. Large commercial memory buffers paired with incredibly high-rate bursted communications – 100 Gbps has already been demonstrated with higher rates possible with existing commercial technologies – could revolutionize how science missions are designed and run. We will give an overview of the technology, show some examples of how it could already be useful to missions, and propose next steps to make affordable and robust systems be available to the balloon community.

Don Boroson↗
NASA NTRSDate not supplied

Performance of an Array of 6 X 6 X 20 mm3 Virtual Frisch-Grid CdZnTe Detectors With A Waveform Sampling Readout System

Arrays of CdZnTe (CZT) bars with high spatial and energy resolution are an enabling technology for future space missions, such as the image plane detector of the Galactic Explorer with a Coded Aperture Mask Compton Telescope (GECCO). GECCO will explore the medium-energy (100 keV – 10 MeV) gamma-ray sky, which is among the least covered windows to the Universe with a massive potential for discovery. We have integrated an array of 6x6x20 mm3 virtual Frisch-grid (VFG) CZT detectors, measuring signals from the cathodes, anodes, and pads on each of the four sides of each bar. The VFG CZT detector is read out with an IDEAS GDS-100 waveform sampling readout system to optimize the signal processing and event reconstruction. We evaluated the energy and position resolution of the integrated VFG CZT array with a 137Cs source and successfully demonstrated better than 1% energy resolution and finer than 1 mm position resolution at 662 keV. Furthermore, we carried out a beam test at the High Intensity Gamma-ray Source (HIGS) at Duke University to investigate the performance of the system for higher energy gamma-rays. Together with the basic performance obtained from the 137Cs source, we present here those results from the beam test with various gamma-ray energies up to 8 MeV.

Makoto Sasaki↗
NASA NTRS2024

COLUTA: Custom 8-Channel 15-bit 40-MSPS ADC for the ATLAS Liquid Argon Calorimeter Readout

The stringent radiation-tolerance, quantization requirements, and the need for seamless integration of the on-detector readout electronics chain require the design of a full-custom analog-to-digital converter (ADC) for the 182,468 channels in the ATLAS Liquid Argon (LAr) calorimeter at the Large Hadron Collider (LHC) at CERN, as part of the High-Luminosity LHC (HL-LHC) upgrade. Each of the 8 channels in the prototype 65 nm CMOS ADC with 15-bit resolution and >68 dB signal-to-noise-and-distortion ratio (SNDR), or equivalently >11 effective number of bits (ENOB), consists of a Multiplying-DAC (MDAC) and a successive-approximation (SAR) ADC. A digital data processing unit (DDPU) calibrates and serially transmits the quantized data. Initial lab characterization of 18 chips shows a minimum SNDR of 69.5 dB at full-scale at about 5 MHz and a maximum power consumption of 1.17 W; differential non-linearity (DNL) measurements show no missing codes. Additional validation of the ADC is ongoing before approximately 70k chips can be mass-produced for the upgrade.

Rui Xu↗
DOE OSTI2020

A 1.2-V 6-GHz Dual-Path Charge-Pump PLL Frequency Synthesizer for Quantum Control and Readout in CMOS 65-nm Process

This paper presents a low jitter dual-path chargepump phase locked loop (PLL) synthesizer in a CMOS 65-nm process for quantum readout applications. The PLL incorporates a programmable dual chargepump and a loop filter with both proportional and integral paths that can be driven independently providing flexible control of the loop bandwidth to achieve low jitter performance. The design is implemented at 300 K and critical blocks like voltage-controlled oscillator (VCO) and chargepump (CP) are analyzed at 77 K based on the characterized results. The LC-VCO is realized with the class-C NMOS only architecture with 5-bit coarse control and quadrature signals are generated with poly phase filter. The VCO is designed with the tuning range of 1 GHz around the center frequency of 6 GHz with Phase Noise of -123 dBc/Hz and -132 dBc/Hz at 1MHz offset at 300 K and 77 K temperature. The simulated PLL rms jitter is 125 fs at 6 GHz with a power consumption of 8 mW at the 1.2 V power supply.

47 OTHER INSTRUMENTATION↗
DOE OSTI2022

Readout Technologies for Future Detectors

It is essential to develop novel cost-effective readout technologies to maximize the discovery potential of future HEP experiments.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2023

In-Pixel Readout IC with compact in-pixel ADC for Pixel detectors at HL LHC

The prototype Smart Pixel concept test chip (SP28), designed in a CMOS 28 nm bulk process, is a proof of concept readout integrated circuit (ROIC) designed for a future Phase III High Luminosity upgrade of the Large Hadron Collider. It employs a synchronous analog to digital converter (ADC) for the front-end design, with signal processing and data conversion within a single bunch crossing of 25 ns. It is therefore capable of accurately detecting hits occurring in consecutive bunch crossings, without off-time registration of events and pileup insensitivity, making it particularly suitable for the inner most layers of the vertex detector. The ROIC consists of a matrix of 32 × 16 pixels, each 25 × 25 µm 2 in size. Each pixel contains a charge sensitive preamplifer with leakage current compensation, three auto-zero comparators for a 2-bit fash-type ADC. The total power consumption is approximately 5 µW per pixel. The measured noise at the output of all the hit comparators across the ROIC is < 90 e- with threshold dispersion < 45 e-RMS, which allows an in-time threshold setting of ≈ 475 e-.

Parpillon, Benjamin↗
DOE OSTI2023

Chip Development Toward 12 bit 10 GSPS Cryogenic ADC for Multiplexed Quantum Readout

This presentation presents the background and plan for the development toward a 12 bit 10 GSPS cryogenic ADC for multiplexed quantum readout. It covers the first two chips that have been taped out and tested. It includes results for those chips and provides some context to plans for the upcoming chip tapeout and the final one to come later.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗
DOE OSTI2023

DarkNESS: Characterization of Space Multi-Chip Module Skipper-CCDs and Readout Electronics

The DarkNESS mission has the goal of deploying a 6U CubeSat fitted with an array of skipper-CCDs in Low Earth Orbit (~400 km). The new instrument will take measurements of diffuse x-rays and look for signatures of dark matter decay in the spectrum. DarkNESS will also perform a direct search for strongly interacting sub-GeV dark matter in regions of the parameter space not accessible to ground based experiments [1]. Skipper-CCDs allow for low-noise astronomical observations which can extend the discovery reach for direct dark matter search experiments. This paper will discuss the laboratory characterization of the two key components of the scientific payload: the space Multi-Chip Module (sMCM), and their readout electronics.

72 PHYSICS OF ELEMENTARY PARTICLES AND FIELDS↗
DOE OSTI2024

Reusable Verification Components for High-Energy Physics readout ASICs

Verification is a critical aspect of designing front-end (FE) readout ASICs for High-Energy Physics (HEP) experiments. These ASICs share several similar functional features, resulting in similar verification objectives, which can be addressed using comparable verification strategies. This contribution presents a set of re-usable verification components for addressing common verification tasks, such as clock generation, reset handling, configuration, as well as hit and fault injections. The components were developed as part of the CHIPS initiative and they have been successfully used in the verification of multiple HEP ASICs.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗
DOE OSTI2023

High spatial resolution direct conversion amorphous selenium X-ray detectors with monolithically integrated CMOS readout

Recent progress in the field of micron-scale spatial resolution direct conversion X-ray detectors for high-energy synchrotron light sources serve applications ranging from nondestructive and noninvasive microscopy techniques which provide insight into the structure and morphology of crystals, to medical diagnostic measurement devices. Amorphous selenium ( a -Se) as a wide-bandgap thermally evaporated photoconductor exhibits ultra-low thermal generation rates for dark carriers and has been extensively used in X-ray medical imaging. Being an amorphous material, it can further be deposited over large areas at room temperatures and at substantially lower costs as compared to crystalline semiconductors. Here, to address the demands for a high-energy and high spatial resolution X-ray detector for synchrotron light source applications, we have thermally evaporated a -Se on a Mixed-Mode Pixel Array Detector (MM-PAD) Application Specific Integrated Circuit (ASIC). The ASIC format consists of 128 × 128 square pixels each 150 μm on a side. A 200 μm a -Se layer was directly deposited on the ASIC followed by a metal top electrode. The completed detector assembly was tested with 45 kV Ag and 23 kV Cu X-ray tube sources. The detector fabrication, performances, Modulation Transfer Function (MTF) measurements, and simulations are reported.

36 MATERIALS SCIENCE↗
DOE OSTI2026

Thermal neutron imaging detector with wavelength shifting fiber and digital readout

Here, we developed a large area, digital thermal neutron imaging detector. The detector uses a 6 LiF/ZnS(Ag) neutron-sensitive scintillator combined with wavelength shifting fiber technology. The signals from fiber channels are amplified, integrated, and digitized using individual analog-to-digital converters for each channel. The neutron position is determined from the digitized signal using a least-squares gaussian-fitting algorithm. The detector size was 77 × 38 cm 2 (2926 cm 2 ), it provided 1.3 mm resolution, and its resolution can further be improved. The detector was designed for a powder diffraction neutron scattering beamline and provided substantial improvement of d-space resolution compared with existing detectors. This detector may have broader applications due to its large area and high spatial resolution extended over its large area.

6LiF/ZnS(Ag) scintillator↗