Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “HARDWARE”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 271 records · Page 15

Space Hardware Design for Long Life with High Reliability

In 1991, the Cassini Project at JPL funded a study to identify rules for design and test of hardware required to function reliably in space for very long lifetimes. The widest possible range of hardware issues were considered consistent with three constraints: (1) Software and mission rules were addressed only to the extent they affected hardware performance; (2) the rules developed were applicable to a single spacecraft, and multiple spacecraft to achieve mission success were not considered; and (3) high reliability rules were considered only in their relationship to long life. The study was subsequently published as a JPL document. One major conclusion of the workshop was that unattended space missions extending out to 25 years or more are feasible.

hardware↗

Power Hardware-in-the-Loop (PHIL) Testing Facility for Distributed Energy Storage (Poster)

The growing deployment of distributed, variable generation and evolving end-user load profiles presents a unique set of challenges to grid operators responsible for providing reliable and high quality electrical service. Mass deployment of distributed energy storage systems (DESS) has the potential to solve many of the associated integration issues while offering reliability and energy security benefits other solutions cannot. However, tools to develop, optimize, and validate DESS control strategies and hardware are in short supply. To fill this gap, NREL has constructed a power hardware-in-the-loop (PHIL) test facility that connects DESS, grid simulator, and load bank hardware to a distribution feeder simulation.

25 ENERGY STORAGE↗

Modeling and Compensation Design for a Power Hardware-in-the-Loop Simulation of an AC Distribution System: Preprint

Power hardware-in-the-loop (PHIL) simulation, where actual hardware under text is coupled with a real-time digital model in closed loop, is a powerful tool for analyzing new methods of control for emerging distributed power systems. However, without careful design and compensation of the interface between the simulated and actual systems, PHIL simulations may exhibit instability and modeling inaccuracies. This paper addresses issues that arise in the PHIL simulation of a hardware battery inverter interfaced with a simulated distribution feeder. Both the stability and accuracy issues are modeled and characterized, and a methodology for design of PHIL interface compensation to ensure stability and accuracy is presented. The stability and accuracy of the resulting compensated PHIL simulation is then shown by experiment.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Hardware-in-the-Loop Evaluation of an Advanced Distributed Energy Resource Management Algorithm

This paper presents the laboratory performance evaluation of voltage regulation under a new distributed energy resource management system (DERMS) algorithm via an advanced hardware-in-the-loop (HIL) platform. The HIL platform provides realistic testing in a laboratory environment, including the accurate modeling of a full-scale real-world distribution system from a utility partner, the DERMS software controller, and power hardware photovoltaic (PV) inverters. The new DERMS algorithm is developed based on online multi-objective optimization (OMOO) algorithms that perform fast dispatch of distributed solar PV simulated in a real-time digital simulator and real physical hardware devices. Experimental tests confirm the correct functioning of the HIL platform for evaluating controller algorithms and satisfactory voltage regulation performance of the developed OMOO algorithms.

41 EE - Solar Energy Technologies Office (EE-4S)↗

Hardware-in-the-Loop Evaluation of an Advanced Distributed Energy Resource Management Algorithm: Preprint

This paper presents the laboratory performance evaluation of voltage regulation under a new distributed energy resource management system (DERMS) algorithm via an advanced hardware-in-tbe-loop (HIL) platform. The HIL platform provides realistic testing in a laboratory environment, including the accurate modeling of a full-scale real-world distribution system from a utility partner, the DERMS software controller, and power hardware photovoltaic (PV) inverters. The new DERMS algorithm is developed based on online multiobjective optimization (OMOO) algorithms that perform fast dispatch of distributed solar PV simulated in a real-time digital simulator and real physical hardware devices. Experimental tests confirm the correct functioning of the HIL platform for evaluating controller algorithms and satisfactory voltage regulation performance of the developed OMOO algorithms.

41 EE - Solar Energy Technologies Office (EE-4S)↗

Parallel Grid-Forming Inverter-Driven Black Start: Power-Hardware-in-the-Loop Validation: Preprint

With power systems encountering increasing deployment levels of inverter-based resources (IBRs), system restoration using grid-forming (GFM) IBRs has gained attention. Engineered to establish grid voltages in the absence of a stiff grid, black-start-capable GFM IBRs are expected to enhance power system resilience by playing a critical role in bottom-up system restoration. This paper experimentally studies the feasibility of the novel approach through power-hardware-in-the-loop (PHIL) testing and validation with a commercial GFM inverter. The PHIL test setup demonstrates an inverter-driven black start of a 5-MW unbalanced distribution feeder where two GFM inverters collectively black start the feeder: one is a commercial hardware GFM inverter interacting through the PHIL interface, and the other is a software GFM emulated by a real-time simulation with full electromagnetic transient (EMT) models. Both GFM inverters are equipped with negative-sequence voltage control to suppress the voltage imbalance resulting from the unbalanced loading, allowing us to study the dynamic interactions between the GFMs with their control parameters unknown. To evaluate the dynamic behavior of the GFM inverters under the entire black-start process, the EMT model of the distribution system details the transformer and motor dynamics to emulate their inrush and startup behaviors. It abstracts conventional grid-connected inverter dynamics, i.e., grid-following inverters. Oscilloscope measurements of the hardware GFM inverter are also presented for critical steps. Takeaways for further study and field deployment are provided.

grid-forming inverter↗

Targeted modification of hardware trojans

The use of untrusted design tools, components, and designers, coupled with untrusted device fabrication, introduces the possibility of malicious modifications being made to integrated circuits (ICs) during their design and fabrication. These modifications are known as hardware trojans. The widespread use of commercially purchased 3rd party intellectual property (3PIP) and commercial design tools extends even into trusted design flows. Unfortunately, due to the theoretical result that there is no program that can decide whether any other program will eventually halt, we know that the properties of a program, or circuit, cannot be known in advance of running it. While we can design a circuit to meet some functional specification and generate a simulation or test suite to obtain at least probabilistic confidence that the circuit implements the intended functionality, we cannot test a circuit for unintended functionality due to the combinatorially large state space. To address these concerns, we have developed a design-time method for automatically and systematically modifying portions of a design that exhibit characteristics of hardware trojans. After each modification, the functionality of the design is verified against a comprehensive simulation suite to ensure that the intended circuit functionality has not been changed. This approach can be applied to any digital circuit and does not rely on secret keys or obfuscation.

97 MATHEMATICS AND COMPUTING↗

Power-Hardware-in-the-Loop Experiments of a Microgrid with a Grid-Forming Battery Inverter

Microgrids continue to proliferate, and they are transitioning away from using conventional generating resources to increasingly relying on inverter-based resources (IBRs) as the voltage and frequency leaders. It is crucial to evaluate the capability of IBRs to provide microgrid stability and resilience. Hardware-in-the-loop (HIL) experiments were conducted to de-risk the field deployment of the San Diego Gas & Electric Company Borrego Springs Microgrid, where a battery inverter was upgraded with grid-forming (GFM) capability to serve as the island leader. This paper presents the HIL experimental results from an HIL test bed that uses a power-hardware-in-the-loop (PHIL) interface with a power inductor that was previously developed for PHIL simulations of microgrids where the inverters need to switch modes, i.e., between grid-following and GFM as the microgrid transitions between grid-connected and islanded operation. This paper presents more details on the interface and HIL simulation results of the planned islanding and load steps in islanded operation to show the effectiveness of the inverters in managing the voltage and frequency.

24 POWER TRANSMISSION AND DISTRIBUTION↗

De-Risking Field Deployment of Power System Innovations Using Hardware-in-the-Loop Experiments

The last decade has seen needs for integrating new technologies in power system. Unlike other industries, field mis-operation of novel technologies in power system can create heavy economic losses. Thus, de-risking field deployment is critical. This webinar will provide background on technology readiness level introduced by the space industry and the use of these readiness levels in power industry to assess the maturity level of power system technologies. This webinar will discuss the different approaches used to de-risk field deployment of controller technologies and power hardware technologies. This webinar will also discuss the challenges and limitations of these de-risking approaches. Finally, the webinar will provide results from hardware-in-the-loop experiments performed at National Renewable Energy Laboratory.

controller hardware-in-the-loop↗

Power-Hardware-in-the-Loop Experiments of a Microgrid With a Grid-Forming Battery Inverter: Preprint

Microgrids continue to proliferate, and they are transitioning away from using conventional generating resources to increasingly relying on inverter-based resources (IBRs) as the voltage and frequency leaders. It is crucial to evaluate the capability of IBRs to provide microgrid stability and resilience. Hardware-in-the-loop (HIL) experiments were conducted to de-risk the field deployment of the San Diego Gas & Electric Company Borrego Springs Microgrid, where a battery inverter was upgraded with grid-forming (GFM) capability to serve as the island leader. This paper presents the HIL experimental results from an HIL test bed that uses a power-hardware-in-the-loop (PHIL) interface with a power inductor that was previously developed for PHIL simulations of microgrids where the inverters need to switch modes, i.e., between grid-following and GFM as the microgrid transitions between grid-connected and islanded operation. This paper presents more details on the interface and HIL simulation results of the planned islanding and load steps in islanded operation to show the effectiveness of the inverters in managing the voltage and frequency.

24 POWER TRANSMISSION AND DISTRIBUTION↗

Flow and Turbulence Control in a Boundary Layer Wind Tunnel Using Passive Hardware Devices

The Climatic Wind Tunnel (CWT) is a new experimental facility of the Institute of Theoretical and Applied Mechanics (ITAM) in Prague, Czech Republic. It is uniquely able to replicate precipitation and freezing effects on structural models in the climatic test section, and simultaneously perform aerodynamic and aeroelastic tests on structural models in the aerodynamic test section. Extensive measurements are carried out to investigate airflow and turbulence characteristics in the empty aerodynamic test section. Capability to experimentally simulate the atmospheric boundary layer (ABL) is studied using castellated barrier wall, Counihan vortex generators, and surface roughness elements. An individual influence of each of these passive hardware devices is separately tested as well, as they are commonly used combined, and their individual contributions to the ABL model characteristics are not well known. The analysis is based on hot-wire anemometer measurements carried out at various cross sections in the aerodynamic test section of the CWT. Experimental results are reported as mean velocity and turbulence intensity fields for the empty aerodynamic test section without passive hardware devices. Vertical profiles of mean velocity, turbulence intensity, and turbulence length scales, as well as power spectral density of velocity fluctuations, are reported for the ABL small-scale model. The barrier is observed to cause a decrease in flow velocity and an increase in turbulence close to surface. Vortex generators enhance turbulence throughout the entire height range under scope. Increased turbulence and decreased flow velocity are particularly exhibited close to surface due to surface roughness. Influence of each of the studied passive hardware devices on flow and turbulence is quantified in a dimensionless form to allow for separately accounting for their effects.

42 ENGINEERING↗

Citation network datasets for benchmarking spiking graph neural networks on experimental neuromorphic hardware

Spiking neural networks (SNNs) running on neuromorphic computers offer an energy-efficient alternative for AI tasks. Recently, spiking graph neural networks (S-GNNs) have been shown to produce encouraging results on benchmark citation network datasets such as Cora, CiteSeer, and PubMed for node classification tasks. These S-GNNs were run on SNN simulators only because they contain up to tens of thousands of neurons and up to millions of synapses, translating poorly to neuromorphic hardware. Therefore, in this paper, we create a suite of benchmark datasets from the CiteSeer dataset that can be accommodated on current neuromorphic hardware platforms. Our contribution consists of a collection of three datasets. First, we have an induced subgraph of CiteSeer, which we call MiniSeer, containing 2110 papers, 3604 binary features, and 6 topics. Second, MicroSeer is a very small dataset consisting of 84 papers, 1227 features, and 6 topics. Lastly, BiteSeer is a collection of 15 binary classification datasets. We present creation of these datasets along with accuracies, running times, and spike counts when simulated. We believe that our results in this paper will be used by the neuromorphic community to benchmark, test, and develop neuromorphic hardware and simulators.

Zhu, Kevin [George Mason University, Virginia]↗

Development of intelligent instruments with embedded HTTP servers for control and data acquisition in a cryogenic setup—The hardware, firmware, and software implementation

The power of Ethernet for control and automation technology is being largely understood by the automation industry in recent times. Ethernet with HTTP (Hypertext Transfer Protocol) is one of the most widely accepted communication standards today. Ethernet is best known for being able to control through internet from anywhere in the globe. The Ethernet interface with built-in on-chip embedded servers ensures global connections for crate-less model of control and data acquisition systems which have several advantages over traditional crate-based control architectures for slow applications. This architecture will completely eliminate the use of any extra PLC (Programmable Logic Controller) or similar control hardware in any automation network as the control functions are firmware coded inside intelligent meters itself. Here, we describe the indigenously built project of a cryogenic control system built for linear accelerator at Inter University Accelerator Centre, known as “CADS,” which stands for “Complete Automation of Distribution System.” CADS deals with complete hardware, firmware, and software implementation of the automated linac cryogenic distribution system using many Ethernet based embedded cryogenic instruments developed in-house. Each instrument works as an intelligent meter called device-server which has the control functions and control loops built inside the firmware itself. Dedicated meters with built-in servers were designed out of ARM (Acorn RISC (Reduced Instruction Set Computer) Machine) and ATMEL processors and COTS (Commercially Off-the-Shelf) SMD (Surface Mount Devices) components, with analog sensor front-end and a digital back-end web server implementing remote procedure call over HTTP for digital control and readout functions. At present, 24 instruments which run 58 embedded servers inside, each specific to a particular type of sensor-actuator combination for closed loop operations, are now deployed and distributed across control LAN (Local Area Network). A group of six categories of such instruments have been identified for all cryogenic applications required for linac operation which were designed to build this medium-scale cryogenic automation setup. These devices have special features like remote rebooters, daughter boards for PIDs (Proportional Integral Derivative), etc., to operate them remotely in radiation areas and also have emergency switches by which each device can be taken to emergency mode temporarily. Finally, all the data are monitored, logged, controlled, and analyzed online at a central control room which has a user-friendly control interface developed using LabVIEW{sup ®}. This paper discusses the overall hardware, firmware, software design, and implementation for the cryogenics setup.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

An application of characteristic function in order to predict reliability and lifetime of aeronautical hardware

The forecasting of reliability and life of aeronautical hardware requires recognition of many and various destructive processes that deteriorate the health/maintenance status thereof. The aging of technical components of aircraft as an armament system proves of outstanding significance to reliability and safety of the whole system. The aging process is usually induced by many and various factors, just to mention mechanical, biological, climatic, or chemical ones. The aging is an irreversible process and considerably affects (i.e. reduces) reliability and lifetime of aeronautical equipment. Application of the characteristic function of the aging process is suggested to predict reliability and lifetime of aeronautical hardware. An increment in values of diagnostic parameters is introduced to formulate then, using the characteristic function and after some rearrangements, the partial differential equation. An analytical dependence for the characteristic function of the aging process is a solution to this equation. With the inverse transformation applied, the density function of the aging of aeronautical hardware is found. Having found the density function, one can determine the aeronautical equipment’s reliability and lifetime. The in-service collected or the life tests delivered data are used to attain this goal. Coefficients in this relationship are found using the likelihood function.

97 MATHEMATICS AND COMPUTING↗

Breaking the mold: Overcoming the time constraints of molecular dynamics on general-purpose hardware

The evolution of molecular dynamics (MD) simulations has been intimately linked to that of computing hardware. For decades following the creation of MD, simulations have improved with computing power along the three principal dimensions of accuracy, atom count (spatial scale), and duration (temporal scale). Since the mid-2000s, computer platforms have, however, failed to provide strong scaling for MD, as scale-out central processing unit (CPU) and graphics processing unit (GPU) platforms that provide substantial increases to spatial scale do not lead to proportional increases in temporal scale. Important scientific problems therefore remained inaccessible to direct simulation, prompting the development of increasingly sophisticated algorithms that present significant complexity, accuracy, and efficiency challenges. While bespoke MD-only hardware solutions have provided a path to longer timescales for specific physical systems, their impact on the broader community has been mitigated by their limited adaptability to new methods and potentials. In this work, we show that a novel computing architecture, the Cerebras wafer scale engine, completely alters the scaling path by delivering unprecedentedly high simulation rates up to 1.144 M steps/s for 200 000 atoms whose interactions are described by an embedded atom method potential. This enables direct simulations of the evolution of materials using general-purpose programmable hardware over millisecond timescales, dramatically increasing the space of direct MD simulations that can be carried out. In this paper, we provide an overview of advances in MD over the last 60 years and present our recent result in the context of historical MD performance trends.

37 INORGANIC, ORGANIC, PHYSICAL, AND ANALYTICAL CH↗

Hardware design and testing of the generic rear transition module for the global trigger subsystem of ATLAS Phase-II Upgrade

Abstract In the framework of the ATLAS experiment’s Phase-II Upgrade at the High-Luminosity Large Hadron Collider (HL-LHC), new and improved trigger hardware and algorithms will be implemented onto a single-level, 10 μs-latency architecture. The Global Trigger is a new subsystem which will bring event-filter capabilities by performing offline-like algorithms on full-granularity calorimeter data. The implementation of the functionality is firmware-focused and composed of several processing nodes, which are hosted on identical hardware, made up of an Advanced Telecommunications Computing Architecture (ATCA) front board, called Global Common Module (GCM), and a rear transition module (RTM), called Generic RTM (GRM). The GRM, which was developed to mitigate the risks deriving from the complex design and power management of the GCM, features an advanced Xilinx Versal Prime system-on-chip and can handle communication with the GCM and Front-End Link eXchange (FELIX) subsystem and trigger processors through 124 25.8 Gb/s transceiver links, for readout and control. Additionally, the GRM mounts a Low-Power GigaBit Transceiver (lpGBT) chip which enables emulation of the detector front-ends for integration tests. This paper presents the GRM hardware design and its testing.

Instruments & Instrumentation↗

Microsecond-latency feedback at a particle accelerator by online reinforcement learning on hardware

The commissioning and operation of future large-scale scientific experiments will challenge current tuning and control methods. Reinforcement learning (RL) algorithms are a promising solution due to their ability to dynamically adapt to changing environments and consider delayed consequences. In many real-world applications, RL policies must produce actions in real time, often within microseconds to milliseconds, imposing significant constraints on system latency and computational overhead that conventional machine learning libraries are not designed to handle. To control phenomena in real time at these timescales, RL needs to be deployed on-the-edge, namely on dedicated hardware located near the system it controls, without relying on a host CPU or cloud-based inference. In this work we present the design and deployment of an experience accumulator system in a particle accelerator. In this system, deep-RL algorithms run using hardware acceleration and act within a few microseconds, enabling the use of RL for control of phenomena like beam instabilities. The training uses the collected data offline to reduce the number of operations carried out on the acceleration hardware. The proposed architecture was tested in real experimental conditions at the Karlsruhe research accelerator, a synchrotron light source, where the system was used to control artificially induced horizontal betatron oscillations in real-time, with a control loop period of just 2.7 μs. The results showed a performance comparable to the commercial feedback system available at the accelerator, demonstrating the viability and potential of this approach. Due to the self-learning and reconfiguration capability of this implementation, a seamless application to other control problems is possible. Applications range from particle accelerators to large-scale research and industrial facilities.

FPGA↗

A Secondary Control Framework for Microgrid Interoperability With Vendor-Agnostic Grid-Forming Units: Design, Implementation, and Demonstration via Large-Scale Hardware Setup

The reliable operation of islanded microgrids increasingly depends on secondary controls that restore voltage and frequency to nominal values and ensure accurate active and reactive power sharing. Centralized secondary control architectures achieve high accuracy through global coordination at the cost of single-point failures and limited scalability compared with decentralized/distributed approaches. But a critical gap remains in addressing the interoperability and vendor-agnostic operation of secondary controls in real-world microgrids where heterogeneous diesel generator(s) and grid-forming (GFM) inverter(s) from multiple manufacturers always coexist. Practical and vendor-agnostic interoperability guidelines for the secondary control architecture of microgrids with multiple GFM units have not yet been developed; therefore, this paper proposes an interoperable and vendor-agnostic secondary control framework that operates seamlessly across GFM units from different vendors without relying on proprietary controls and protocols, hardware, or lock-ins. The framework leverages existing communication infrastructures (e.g., Modbus TCP/IP) to enable cost-effective deployment while addressing practical challenges, such as packet loss and quantization errors. Mitigation strategies-including data averaging, situational event-triggered control, and finite-iteration execution-are introduced to enhance reliability under real-world conditions. A generalized modeling and design framework is also presented, supported by robustness analysis to demonstrate independence from vendor-specific implementations. The proposed framework is validated through a large-scale hardware demonstration using a 3-$\phi$, 480-V, 60-Hz, 713-kVA laboratory hardware microgrid involving a heterogeneous diesel generator and multiple GFM inverters, showcasing its effectiveness in achieving stable voltage and frequency restoration and accurate power sharing under practical constraints. The results highlight the framework's potential as a scalable and practical solution for next-generation microgrids requiring openness, standard framework, and interoperability.

24 POWER TRANSMISSION AND DISTRIBUTION↗