Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Field effect transistors”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 271 records · Page 15
All sourcesNASA NTRSDOE OSTI
NASA NTRS1982

Development of a HgCdTe photomixer and impedance matched GaAs FET amplifier

A research program for the development of a 10.6 micron HgCdTe photodiode/GaAs field effect transistor amplifier package for use at cryogenic temperatures (77k). The photodiode/amplifier module achieved a noise equivalent power per unit bandwidth of 5.7 times 10 to the 20th power W/Hz at 2.0 GHz. The heterodyne sensitivity of the HgCdTe photodiode was improved by designing and building a low noise GaAs field effect transistor amplifier operating at 77K. The Johnson noise of the amplifier was reduced at 77K, and thus resulted in an increased photodiode heterodyne sensitivity.

Shanley, J. F.↗
NASA NTRS1987

Fault-tolerant power distribution system

A fault-tolerant power distribution system which includes a plurality of power sources and a plurality of nodes responsive thereto for supplying power to one or more loads associated with each node. Each node includes a plurality of switching circuits, each of which preferably uses a power field effect transistor which provides a diode operation when power is first applied to the nodes and which thereafter provides bi-directional current flow through the switching circuit in a manner such that a low voltage drop is produced in each direction. Each switching circuit includes circuitry for disabling the power field effect transistor when the current in the switching circuit exceeds a preselected value.

Volp, Jeffrey A.↗
DOE OSTI2022

Power MOSFET and JBSFET cell topologies with superior high frequency figure of merit

A vertical insulated-gate field effect transistor includes a semiconductor substrate and a gate electrode on a first surface thereof. This gate electrode has a plurality of eight (or more) sided openings extending therethrough. Each of these openings has eight (or more) sidewalls, including a first plurality of sidewalls that are flat relative to a center of the opening and second plurality of sidewalls that are either flat or concave relative to the center of the opening. A source electrode is also provided, which extends into the openings. This source electrode may ohmically contact a source region within the semiconductor substrate. If the field effect transistor is a JBSFET, the source electrode may also form a Schottky rectifying junction with a drift region within the semiconductor substrate.

Baliga, Bantval Jayant↗
NASA NTRS2006

Wholly Aromatic Ether-Imides as n-Type Semiconductors

Some wholly aromatic ether-imides consisting of rod-shaped, relatively-low-mass molecules that can form liquid crystals have been investigated for potential utility as electron-donor-type (ntype) organic semiconductors. It is envisioned that after further research to improve understanding of their physical and chemical properties, compounds of this type would be used to make thin film semiconductor devices (e.g., photovoltaic cells and field-effect transistors) on flexible electronic-circuit substrates. This investigation was inspired by several prior developments: Poly(ether-imides) [PEIs] are a class of engineering plastics that have been used extensively in the form of films in a variety of electronic applications, including insulating layers, circuit boards, and low-permittivity coatings. Wholly aromatic PEIs containing naphthalene and perylene moieties have been shown to be useful as electrochromic polymers. More recently, low-molecular-weight imides comprising naphthalene-based molecules with terminal fluorinated tails were shown to be useful as n-type organic semiconductors in such devices as field-effect transistors and Schottky diodes. Poly(etherimide)s as structural resins have been extensively investigated at NASA Langley Research Center for over 30 years. More recently, the need for multi-functional materials has become increasingly important. This n-type semiconductor illustrates the scope of current work towards new families of PEIs that not only can be used as structural resins for carbon-fiber reinforced composites, but also can function as sensors. Such a multi-functional material would permit so-called in-situ health monitoring of composite structures during service. The work presented here demonstrates that parts of the PEI backbone can be used as an n-type semiconductor with such materials being sensitive to damage, temperature, stress, and pressure. In the near future, multi-functional or "smart" composite structures are envisioned to be able to communicate such important parameters to the flight crew and provide vital information with respect to the operational status of their aircraft.

Weiser, Erik↗
NASA NTRS2016

Long-Term Reliability of a Hard-Switched Boost Power Processing Unit Utilizing SiC Power MOSFETs

Silicon carbide (SiC) power devices have demonstrated many performance advantages over their silicon (Si) counterparts. As the inherent material limitations of Si devices are being swiftly realized, wide-band-gap (WBG) materials such as SiC have become increasingly attractive for high power applications. In particular, SiC power metal oxide semiconductor field effect transistors' (MOSFETs) high breakdown field tolerance, superior thermal conductivity and low-resistivity drift regions make these devices an excellent candidate for power dense, low loss, high frequency switching applications in extreme environment conditions. In this paper, a novel power processing unit (PPU) architecture is proposed utilizing commercially available 4H-SiC power MOSFETs from CREE Inc. A multiphase straight boost converter topology is implemented to supply up to 10 kilowatts full-scale. High Temperature Gate Bias (HTGB) and High Temperature Reverse Bias (HTRB) characterization is performed to evaluate the long-term reliability of both the gate oxide and the body diode of the SiC components. Finally, susceptibility of the CREE SiC MOSFETs to damaging effects from heavy-ion radiation representative of the on-orbit galactic cosmic ray environment are explored. The results provide the baseline performance metrics of operation as well as demonstrate the feasibility of a hard-switched PPU in harsh environments.

Ikpe, Stanley A.↗
DOE OSTI2022

Regrowth and Selective Area Growth of GaN for Vertical Power Electronics

Gallium Nitride (GaN) has a great potential in high-power and high-frequency applications due to its wide energy gap and good transport property. So far all commercial GaN optoelectronic and electronic devices have planar junctions and heterostructures prepared by epitaxial growth. To take the advantage of the merits of GaN material properties, more sophisticated device configurations such as current-aperture vertical electron transistors (CAVETs), junction field-effect transistors (JFETs), and super-junction (SJ) devices require the ability to form in-plane, lateral junctions by selective area doping (SAD). In this project, we explored a novel approach of realizing SAD through selective-area etching (SAE) followed by selective-area growth (SAG).

36 MATERIALS SCIENCE↗
NASA NTRS1979

Ku-band field-effect power transistors

A single stage amplifier was developed using an 8 gate, 1200 micrometer width device to give a gain of 3.3 + or - 0.1 dB over the 14.4 to 15.4 GHz band with an output power of 0.48 W and 15% minimum efficiency with 0.255 W of input power. With two 8 gate devices combined and matched on the device carrier, using a lumped element format, a gain of 3 dB was attained over the 14.5 to 15.5 GHz band with a maximum efficiency of 9.9% for an output power of 0.8 W.

Taylor, G. C.↗
DOE OSTI2022

Low-temperature processed beta-phase In 2 Se 3 ferroelectric semiconductor thin film transistors

As scaling becomes increasingly difficult, there is growing interest in vertical or three-dimensional stacking of transistors and especially memory. Ferroelectric semiconductor field effect transistors can be key enablers to improve energy efficiency and overall chip and memory performance. In this work, low-temperature processed, back-end-of-the-line compatible transistors were demonstrated by depositing a layered chalcogenide ferroelectric semiconductor, beta-phase In 2 Se 3 , at temperature as low as 400 °C. Top gate n-channel In 2 Se 3 thin film transistors were fabricated with field-effect mobility ∼1 cm 2 V −1 s −1 , and simple polarization switching based memory results are presented.

36 MATERIALS SCIENCE↗
DOE OSTI2025

Impact of 12-nm FinFET Technology Variations on TID Effects: A Comparative Study of GF 12LP and 12LP+ at the Transistor Level

Here, this article presents a comparative analysis of total ionizing dose (TID) response in GlobalFoundries’ (GF) 12 low-power (LP) and 12LP+12-nm bulk fin field effect transistor (FinFET) technologies using 10-keV X-rays. Our findings show that 12LP+ n-type transistors demonstrate higher sensitivity to TID degradation of the off-state leakage drain current compared to 12LP. Data indicate that for both 12LP and 12LP+, transistors with higher threshold voltages (VTs) exhibit lower off-state drain-source leakage postirradiation compared to transistors with lower VTs. Data consistently show that transistors with fewer fins per transistor show superior TID tolerance, in both 12LP and 12LP+ technologies. Lower VT transistors in both technologies display similar preirradiation leakage currents. On the other hand, higher VT transistors in 12LP+ show lower preirradiation leakage currents than those in 12LP, highlighting that the front-end-of-line of 12LP+ technology has been modified compared to 12LP. p-type devices in 12LP+ presented negligible degradation. Larger TID sensitivity in 12LP+ might be attributed to the implementation of dual-metal gate work functions, reduced halo doping, deeper source/drain (S/D) doping profiles, and/or 12LP+ having narrower fins compared to 12LP.

Dual-metal gate work functions↗
NASA NTRS1991

Neutron, gamma ray and post-irradiation thermal annealing effects on power semiconductor switches

The effects of neutron and gamma rays on the electrical and switching characteristics of power semiconductor switches must be known and understood by the designer of the power conditioning, control, and transmission subsystem of space nuclear power systems. The SP-100 radiation requirements at 25 m from the nuclear source are a neutron fluence of 10(exp 13) n/sq cm and a gamma dose of 0.5 Mrads. Experimental data showing the effects of neutrons and gamma rays on the performance characteristics of power-type NPN Bipolar Junction Transistors (BJTs), Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs), and Static Induction Transistors (SITs) are presented. These three types of devices were tested at radiation levels which met or exceeded the SP-100 requirements. For the SP-100 radiation requirements, the BJTs were found to be most sensitive to neutrons, the MOSFETs were most sensitive to gamma rays, and the SITs were only slightly sensitive to neutrons. Post-irradiation thermal anneals at 300 K and up to 425 K were done on these devices and the effectiveness of these anneals are also discussed.

Schwarze, G. E.↗
NASA NTRS1991

Neutron, gamma ray and post-irradiation thermal annealing effects on power semiconductor switches

Experimental data showing the effects of neutrons and gamma rays on the performance characteristics of power-type NPN bipolar junction transistors (BJTs), metal-oxide-semiconductor field effect transistors (MOSFETs), and static induction transistors (SITs) are given. These three types of devices were tested at radiation levels which met or exceeded the SP-100 requirements. For the SP-100 radiation requirements, the BJTs were found to be most sensitive to neutrons, the MOSFETs were most sensitive to gamma rays, and the SITs were only slightly sensitive to neutrons. Postirradiation thermal anneals at 300 K and up to 425 K were done on these devices and the effectiveness of these anneals are also discussed.

Schwarze, G. E.↗
DOE OSTI2024

Ambipolar Transport in Polycrystalline GeSn Transistors for Complementary Metal-Oxide-Semiconductor Applications

Group-IV alloy GeSn is a promising material for electronic and optoelectronic applications due to its compatibility with both Si substrates and established Si fabrication processes. This study focuses on polycrystalline GeSn (10% Sn), which offers a cost-effective, large-area, and versatile alternative to epitaxial GeSn. We demonstrate ambipolar transport behavior in polycrystalline GeSn thin film transistors, achieving electron and hole field-effect mobilities reaching up to 0.05 cm 2 /Vs and 2.05 cm 2 /Vs, respectively. Through temperature-dependent analysis, we elucidate the underlying mechanism of this phenomenon, which we attribute to quantum tunneling between the Schottky barrier contact and the channel, as well as potential barriers between the grain boundaries of this polycrystalline film, thereby advancing the understanding of polycrystalline GeSn's electrical properties. Furthermore, this work highlights the potential of ambipolar transport as a technique to employ towards the development of GeSn complementary metal-oxide-semiconductor field-effect transistors, promising to simplify and reduce the cost of GeSn manufacturing processes for edge computing and sensing applications.

42 ENGINEERING↗
NASA NTRS2018

Operational Testing of 4H-SiC JFET ICs for 60 Days Directly Exposed to Venus Surface Atmospheric Conditions

Prolonged Venus surface missions (lasting months instead of hours) have proven infeasible to date in the absence of a complete suite of electronics able to function for such durations without protection from the planet’s extreme conditions of ~460 °C, ~9.3 MPa (~ 92 Earth atmospheres) chemically reactive environment. Here we report testing data from a successful two-month (60-day) operational demonstration of two 175-transistor 4H-SiC junction field effect transistor (JFET) semiconductor integrated circuits (ICs) directly exposed (no cooling and no protective chip packaging) to a high-fidelity physical and chemical reproduction of Venus surface atmospheric conditions in a test chamber. These results extend the longest reported duration of electronics operation in Venus surface atmospheric conditions almost 3-fold and were accomplished using prototype SiC JFET chips of more than 7-fold increased complexity. The demonstrated advancement marks a significant step towards realization of electronics with sufficient complexity and durability for implementing robotic landers capable of returning months of scientific data from the surface of Venus.

Integrated Circuit↗
NASA NTRS1996

AlGaN Channel Transistors for Power Management and Distribution

Contained within is the Final report of a Phase 1 SBIR program to develop AlGaN channel junction field effect transistors (JFET). The report summarizes our work to design, deposit, and fabricate JFETS using molecular beam epitaxy growth AlGaN. Nitride growth is described using a RF atomic nitrogen plasma source. Processing steps needed to fabricate the device such as ohmic source-drain contacts, reactive ion etching, gate formation, and air bride fabrication are documented. SEM photographs of fabricated power FETS are shown. Recommendations are made to continue the effort in a Phase 2 Program.

ENERGY MANAGEMENT↗