Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “integrated circuits”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 253 records · Page 14

Nonreciprocal Dissipation Engineering via Strong Coupling with a Continuum of Modes

Optical nonreciprocity plays a key role in almost every optical system, directing light flow and protecting optical components from backscattered light. Controllable forms of on-chip nonreciprocity are needed for the robust operation of increasingly sophisticated photonic integrated circuits (PICs) in the context of classical and quantum computation, networking, communications, and sensing. However, it has been challenging to achieve wideband, low-loss optical nonreciprocity on-chip. In this paper, we demonstrate strong coupling and Rabi-like energy exchange between photonic bands, possessing a continuum of modes, to unlock nonreciprocity and frequency translation over wide optical bandwidths in silicon. Using a traveling-wave phonon field to drive indirect interband photonic transitions, we demonstrate band hybridization that enables an intriguing form of nonreciprocal dissipation engineering. Using the converted mode to create a nonreciprocal dissipation channel, we demonstrate a frequency-neutral, low-loss (less than 1 dB) isolator with high nonreciprocal contrast (more than 14 dB) and broad operating bandwidth (more than 59 GHz). Additionally, through the implementation of complete interband conversion, we demonstrate a high extinction (more than 55 dB) optical frequency translation operation with near-unity efficiency.

Zhou, Yishu↗

Fast digital lossy compression for X-ray ptychographic data

Increases in X-ray brightness from synchrotron light sources lead to a requirement for higher frame rates from hybrid pixel array detectors (HPADs), while also favoring charge integration over photon counting. However, transfer of the full uncompressed data will begin to constrain detector design, as well as limit the achievable continuous frame rate. Here a data compression scheme that is easy to implement in a HPAD's application-specific integrated circuit (ASIC) is described, and how different degrees of compression affect image quality in ptychography, a commonly employed coherent imaging method, is examined. Using adaptive encoding quantization, it is shown in simulations that one can digitize signals up to 16383 photons per pixel (corresponding to 14 bits of information) using only 8 or 9 bits for data transfer, with negligible effect on the reconstructed image.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗

High-energy micrometre-scale pixel direct conversion X-ray detector

The objective of this work was to fabricate and characterize a new X-ray imaging detector with micrometre-scale pixel dimensions (7.8 µm) and high detection efficiency for hard X-ray energies above 20 keV. A key technology component consists of a monolithic hybrid detector built by direct deposition of an amorphous selenium film on a custom designed CMOS readout integrated circuit. Characterization was carried out at the synchrotron beamline 1-BM-B at the Advanced Photon Source of Argonne National Laboratory. The direct conversion detector demonstrated micrometre-scale spatial resolution with a 63 keV modulation transfer function of 10% at Nyquist frequency. In addition, spatial resolving power down to 8 µm was determined by imaging a transmission bar target at 21 keV. X-ray signal linearity, responsivity and lag were also characterized in the same energy range. Finally, phase contrast edge enhancement was observed in a phase object placed in the beam path. This amorphous selenium/CMOS detector technology can address gaps in commercially available X-ray detectors which limit their usefulness for existing synchrotron applications at energies greater than 50 keV; for example, phase contrast tomography and high-resolution imaging of nanoscale lattice distortions in bulk crystalline materials using Bragg coherent diffraction imaging. Here, the technology will also facilitate the creation of novel synchrotron imaging applications for X-ray energies at or above 20 keV.

36 MATERIALS SCIENCE↗

Nano-laminography with a transmission X-ray microscope

Nano-laminography combines the penetrating power of hard X-rays with a tilted rotational geometry to deliver high-resolution, three-dimensional images of laterally extended, flat specimens that are otherwise incompatible with, or difficult to image using, conventional nano-tomography. In this work, we demonstrate a full-field, X-ray nano-laminography system implemented with the transmission X-ray microscope at beamline 32-ID of the upgraded Advanced Photon Source at Argonne National Laboratory, USA. By rotating the sample around an axis inclined by 20° to the incident beam, the technique minimizes the long optical path lengths that would otherwise generate excessive artifacts when planar samples are imaged edge-on. The efficiency of the technique is demonstrated with 50 nm spatial resolution and minute-scale temporal resolution 3D imaging of a planar integrated circuit sample and targeted imaging of an individual particle within a powder sample, where mounting procedures are typically challenging in regular nano-tomography. The sample mounting strategy, data acquisition, and reconstruction method will also be discussed.

73 NUCLEAR PHYSICS AND RADIATION PHYSICS↗

Gaia: segmented germanium detector for high-energy X-ray fluorescence and spectroscopic imaging

We present Gaia, a monolithic array of 96 high-purity germanium pixel detectors integrated with a custom low-noise application-specific integrated circuit (ASIC) and a field-programmable gate array (FPGA)-based data acquisition system. The sensor operates at ∼100 K using a commercial closed-cycle cryocooler, with the in-vacuum electronics thermally isolated from the cold finger to ensure thermal stability. The system demonstrates an average energy resolution of 711 eV at 122 keV, measured using a 57 Co source, and 253 eV at 5.89 keV, measured with 55 Fe across all channels. The readout architecture incorporates a high-performance FPGA paired with a dual-core ARM processor, forming a complete embedded Linux-based computing platform. Communication between the processor and FPGA is handled via memory-mapped I/O, and data are streamed over high-speed gigabit Ethernet. A full-scale 384-pixel Gaia detector, based on this 96-element module, is currently under fabrication.

36 MATERIALS SCIENCE↗

DRIPS: Dynamic Rebalancing of Pipelined Streaming Applications on CGRAs

Coarse-grained reconfigurable arrays (CGRAs) provide higher flexibility than application-specific integrated circuits (ASICs) and higher efficiency than fine-grained reconfigurable devices such as Field Programmable Gate Arrays (FPGAs). However, CGRAs are generally designed to support offloading of a single kernel. While their design, based on communicating functional units, appears to naturally suit data streaming applications composed of multiple cooperating kernels, current approaches only statically partition the resources across application kernels. However, emerging streaming applications at the edge (scientific instruments, sensor networks, network processing) perform much more than digital signal processing and often are data and input dependent. This leads to extremely variable kernel execution times, severely impacting the throughput of the entire pipeline if resources are only statically allocated. Therefore, in this paper, we propose DRIPS — a coarse-grained, dynamically, and partially reconfigurable array for data-dependent streaming applications. We present a unified compiler framework to facilitate the mapping of a given streaming application onto the DRIPS CGRA architecture. The experimental results show that DRIPS achieves an average throughput improvement of 1.46$\times$ across a set of representative applications over a statically partitioned solution. The additional area overhead to enable dynamic rebalancing consumes 16.34% of the entire area for a 5x5 CGRA prototype.

Tan, Cheng↗

DynPaC: Coarse-Grained, Dynamic, and Partially Reconfigurable Array for Streaming Applications

Coarse-grained reconfigurable arrays (CGRAs) provide higher flexibility than application-specific integrated circuits (ASICs) and higher efficiency than fine-grained reconfigurable devices such as Field Programmable Gate Arrays (FPGAs). However, CGRAs are generally designed to support offloading of a single kernel. While their design, based on communicating functional units, appears to naturally suit streaming applications composed of multiple cooperating kernels, current approaches only statically partition the resources across kernels. However, streaming applications often are data-dependent, leading to variable kernel execution times depending on the input data and impacting the throughput of the entire pipeline if resources are statically allocated. Therefore, in this paper, we discuss the design of DynPaC — a coarse-grained, dynamically, and partially reconfigurable array for data-dependent streaming applications. We discuss the required software and hardware components to manage partial dynamic reconfiguration. We demonstrate that by supporting partial dynamic reconfiguration, we can obtain an average speedup of 1.44X for a representative set of applications w.r.t. static partitioning, with a limited area overhead (6.4% of the entire chip).

Tan, Cheng↗

Foundry-fabricated silicon source of broadband polarization entanglement

We present a CMOS-fabricated photonic integrated circuit tailored to the generation of ultrabroadband polarization-entangled photons. This fully on-chip source leverages a novel design combining polarization splitter-rotators and a bidirectionally pumped microring resonator to produce high-fidelity polarization Bell states over 115 frequency-bin pairs spaced 38.4 GHz apart.

Miloshevsky, Alex↗

Design and Challenges of Edge Computing ASICs on Front-End Electronics

In situ or hardware-embedded data processing of raw signals, close to their source, in radiation detectors is expected to provide dramatic improvements in data quality and volumes. However, the implementation of artificial neural networks (ANNs) in the front-end electronics, and the design of custom integrated circuits (ASICs), comes with challenges. In addition, detectors have to operate with limited power budget and implement complex functionalities in a very dense space. They often are exposed to extreme conditions as they work in high-radiation environments and/or cryogenic temperatures. This paper presents examples of applications and design methodologies for in-situ ANNs, along with the challenges of retaining the fidelity of the trained networks. For illustration, we use the problem of estimating the energy deposited by the radiation from digitized waveforms. The proposed implementation starts with an ML algorithm trained in Qkeras and eventually leads to an equivalent ASIC implementation. The associated design challenges in realizing energy and area efficient implementations in CMOS processes are reviewed. Novel approaches that employ hybrid technologies (combination of CMOS with memristors), in-memory computing models, and bio-inspired spiking neural networks are also highlighted

47 OTHER INSTRUMENTATION↗

Bridging Python to Silicon: The SODA Toolchain

Systems performing scientific computing, data analysis, and machine learning tasks have a growing demand for application-specific accelerators that can provide high computational performance while meeting strict size and power requirements. However, the algorithms and applications that need to be accelerated are evolving at a rate that is incompatible with manual design processes based on hardware description languages. Agile hardware design tools based on compiler techniques can help by quickly producing an application-specific integrated circuit (ASIC) accelerator starting from a high-level algorithmic description. Here, we present the software-defined accelerator (SODA) synthesizer, a modular and open-source hardware compiler that provides automated end-to-end synthesis from high-level software frameworks to ASIC implementation, relying on multilevel representations to progressively lower and optimize the input code. Our approach does not require the application developer to write any register-transfer level code, and it is able to reach up to 364 giga floating point operations per second (GFLOPS)/W efficiency (32-bit precision) on typical convolutional neural network operators.

97 MATHEMATICS AND COMPUTING↗

Cryogenic Front-End ASICs for Low-Noise Readout of Charge Signals

This paper presents design details and measurement results of LArASIC, a front-end application specific integrated circuit (ASIC) designed for low-noise readout of charge signals generated in neutrino study experiments within liquid argon time projection chambers. LArASIC comprises of 16-channels of programmable charge amplification and pulse shaping stages that provide a voltage readout proportional to the input charge and was optimized for operation at liquid argon temperature, i.e., 89 K. The chip was fabricated in a 180 nm CMOS process. Measurements at liquid nitrogen temperature, i.e., 77 K, indicate that the channel outputs have high linearity (INL < 0.1%) within the operating range, an equivalent noise charge of 534 electrons for a peaking time of 1 µs and a detector capacitance of 150 pF, and a worst-case inter-channel cross-talk of 0.35%. The paper also presents design choices made in the process of migrating LArASIC to CHARMS, an ASIC to be fabricated in a 65 nm process that includes all features provided by LArASIC, along with additional digital programmability for improved robustness and flexibility. CHARMS is intended for use in future high-energy physics experiments that require high-resolution charge or light readout with shorter pulse peaking times.

47 OTHER INSTRUMENTATION↗

Aluminum Boron Nitride Ferroelectric Field-Effect Transistors With ZnO Semiconductor Channel

The discovery of ferroelectricity in hafnium zirconium oxide (HfxZr 1−x O2) and related fluorite materials has spurred interest in ferroelectric devices suitable for integration with silicon integrated circuits (ICs), especially those that can be embedded in the back-end-of-line (BEOL) process. More recently, ferroelectricity has been found in wurtzite aluminum nitride-based materials, such as scandium and boron-doped aluminum nitride (Al 1−x ScxN and Al 1−x BxN). Although these materials currently have undesirably large coercive electric fields, and small breakdown electric field-to-coercive electric field ratio, their low processing temperatures and large remanent polarization offer intriguing possibilities for device applications. Furthermore, we report ferroelectric field-effect transistors (FeFETs) with a 15 nm thick Al0.88B0.12N layer and an 11 nm ZnO semiconductor channel, achieving a memory window >1 V and switching voltages ( V switch ) <±10 V.

42 ENGINEERING↗

A Custom Low-Noise Silicon Photodiode Detector Designed for Use With X-Ray Capillary Optics

We present the first results of a custom low-noise silicon photodiode detector designed for use with X-ray capillary optics. This system is intended to perform as a smaller, lighter, and low-powered alternative to currently existing X-ray telescope technologies. The detector has an active area with a diameter of 100 μm, and its small size leads to a low capacitance of well under 1 pF and a leakage current of 1 pA or less at the depletion voltage. We tested the detector with both a discrete preamp and an ultralow-noise front-end application-specific integrated circuit (ASIC). The front-end ASIC, developed at Brookhaven National Laboratory, was designed for low-capacitance detectors but had not been previously tested with a detector. Here, we discuss the detector design, the experimental setup, and the resulting detector performance. Using radioactive laboratory sources, we measure a full-width at half-maximum (FWHM) of 211 ± 8 eV at 5.9 keV with the ASIC and are able to set the threshold as low as 0.6 keV.

46 INSTRUMENTATION RELATED TO NUCLEAR SCIENCE AND ↗

X-Ray and Particle Detection With the Si(Li) Tracker Module of the GAPS Experiment

Here, this work describes the architecture and the experimental results from the characterization of the lithium-drifted silicon (Si(Li)) detector module, which constitutes the building block of the tracker in the general antiparticle spectrometer (GAPS) experiment to search for dark matter. The instrument is designed for the identification of low-energy cosmic anti-nuclei (antiprotons, antideuterons, and antihelium) to be performed during an Antarctic long-duration balloon flight scheduled for late 2025. The GAPS Si(Li) tracker, that is the core of the instrument, is the assembly of 252 modules, each comprised of four Si(Li) detectors and a full custom-integrated circuit designed for detector readout and produced in a commercial 180-nm planar CMOS technology. A general overview of the detector module architecture and its components is provided, together with a description of the test setup and the experimental results obtained from the characterization of the low-noise analog readout channel. In order to verify the effective operation of the entire module, results concerning the detection of X-rays from a 241Am source and cosmic muons are also provided.

Manghisoni, Massimo [Università di Bergamo (Italy)↗

Hardware-Based Randomized Encoding for Sensor Authentication in Power Grid SCADA Systems

Supervisory Control and Data Acquisition (SCADA) systems are utilized extensively in critical power grid infrastructures. Modern SCADA systems have been proven to be susceptible to cyber-security attacks and require improved security primitives in order to prevent unwanted influence from an adversarial party. One section of weakness in the SCADA system is the integrity of field level sensors providing essential data for control decisions at a master station. In this paper we propose a lightweight hardware scheme providing inferred authentication for SCADA sensors by combining an analog to digital converter and a permutation generator as a single integrated circuit. Through this method we encode critical sensor data at the time of sensing, so that unencoded data is never stored in memory, increasing the difficulty of software attacks. We show through experimentation how our design stops both software and hardware false data injection attacks occurring at the field level of SCADA systems.

42 ENGINEERING↗

High-performance silicon photonic single-sideband modulators for cold-atom interferometry

The laser system is the most complex component of a light-pulse atom interferometer (LPAI), controlling frequencies and intensities of multiple laser beams to configure quantum gravity and inertial sensors. Its main functions include cold-atom generation, state preparation, state-selective detection, and generating a coherent two-photon process for the light-pulse sequence. To achieve substantial miniaturization and ruggedization, we integrate key laser system functions onto a photonic integrated circuit. Our study focuses on a high-performance silicon photonic suppressed-carrier single-sideband (SC-SSB) modulator at 1560 nanometers, capable of dynamic frequency shifting within the LPAI. By independently controlling radio frequency (RF) channels, we achieve 30-decibel carrier suppression and unprecedented 47.8-decibel sideband suppression at peak conversion efficiency of –6.846 decibels (20.7%). We investigate imbalances in both amplitudes and phases between the RF signals. Using this modulator, we demonstrate cold-atom generation, state-selective detection, and atom interferometer fringes to estimate gravitational acceleration, g ≈ 9.77 ± 0.01 meters per second squared, in a rubidium ( 87 Rb) atom system.

47 OTHER INSTRUMENTATION↗

Ferroelectric materials toward next-generation electromechanical technologies

Ferroelectric materials have been widely used in various electromechanical devices, from ultrasonic transducers and actuators to mechanical energy harvesters. The key performance metrics of these devices, such as sensitivity, efficiency, and bandwidth of ultrasonic transducers, are largely determined by the piezoelectric properties. This Review highlights recent research progress in improving the piezoelectricity of ferroelectric materials and offers potential strategies for further enhancement to meet the ever-increasing demands for high-performance piezoelectric devices and systems. Here, it provides insights into the future development of ferroelectrics to address the increasing demands of emerging applications, including photoacoustic imaging and piezoelectric fans and motors in integrated circuit–enabled electronic devices. Additionally, it emphasizes the need to consider environmental impacts across the entire life cycle of ferroelectrics, from sourcing and manufacturing to usage and disposal.

36 MATERIALS SCIENCE↗

SpacelyProject/spacely-docs

Spacely is an open-source framework for the post-silicon validation of analog, digital, and mixed-signal ASICs (Application-Specific Integrated Circuits) which maximizes the reuse of hardware and software, reducing the time taken to achieve meaningful test results. Spacely specifically addresses the needs of small, flexible ASIC design teams commonly found in academia or research institutions. Spacely was originally developed at Fermi National Accelerator Laboratory.

Quinn, Adam [Fermi National Accelerator Laboratory↗