SEARCH · Engineering Papers

Results for “Power system faults”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

SourceResearch connectionFrom yearThrough year

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 253 records · Page 14

All sources NASA NTRS DOE OSTI

NASA NTRS1975

System applications of the fault tolerant memory

Conventional memory technologies currently employed in aerospace applications contribute at least fifty percent to system unreliability (where the system includes CPU, I/O and memory). A fault tolerant memory performs both error correction and memory replacement at the bit plane level. To determine the effects of system design of using a fault tolerant memory in space applications, analysis was performed to determine tradeable hardware configurations that meet the reliability goals of each program. The candidate configurations, which included redundant elements of the computer system with both conventional and fault tolerant memories, were then traded in terms of selection criteria of cost, weight, volume, and power. These trade studies demonstrated that a fault tolerant memory provided significant advantages in terms of cost, weight, and volume. The memory selected for this analysis was a recently developed five fault tolerant memory.

Murphy, L. J.↗

NASA NTRS1990

Segmented Coil Fails In Steps

Electromagnetic coil degrades in steps when faults occur, continues to operate at reduced level instead of failing catastrophically. Made in segments connected in series and separated by electrically insulating barriers. Fault does not damage adjacent components or create hazard. Used to control valves in such critical applications as cooling systems of power generators and chemical process equipment, where flammable liquids or gases handled. Also adapts to electrical control of motors.

Stedman, Ronald S.↗

NASA NTRS1991

Development and testing of a 180-volt dc electronic circuit breaker with a 335-ampere carry and 1200-ampere interrupt rating

NASA Lewis Research Center and associated contractors have conducted a program to assess the potential requirements for a high-current switch to conceptually design a switch using the best existing technology, and to build and demonstrate a breadboard which meets the requirements. The result is the high current remote bus isolator (HRBI). The HRBI is rated at 180 V dc, 335 A continuous with a 1200 A interrupt rating. It also incorporates remote-control and protective features called for by the Space Station Freedom PMAD dc test bed design. Two breadboard 335 A circuit breakers were built and tested that demonstrate a promising concept of paralleled current-limiting modules. The units incorporated all control and protective features required by advanced aerospace power systems. Component stresses in each unit were determined by design, and are consistent with a life of many thousands of fault operations.

Brush, A. S.↗

NASA NTRS2011

Integrated Software Health Management for Aircraft GN and C

Modern aircraft rely heavily on dependable operation of many safety-critical software components. Despite careful design, verification and validation (V&V), on-board software can fail with disastrous consequences if it encounters problematic software/hardware interaction or must operate in an unexpected environment. We are using a Bayesian approach to monitor the software and its behavior during operation and provide up-to-date information about the health of the software and its components. The powerful reasoning mechanism provided by our model-based Bayesian approach makes reliable diagnosis of the root causes possible and minimizes the number of false alarms. Compilation of the Bayesian model into compact arithmetic circuits makes SWHM feasible even on platforms with limited CPU power. We show initial results of SWHM on a small simulator of an embedded aircraft software system, where software and sensor faults can be injected.

Schumann, Johann↗

NASA NTRS1991

Lightning location system supervising Swedish power transmission network

For electric utilities, the ability to prevent or minimize lightning damage on personnel and power systems is of great importance. Therefore, the Swedish State Power Board, has been using data since 1983 from a nationwide lightning location system (LLS) for accurately locating lightning ground strikes. Lightning data is distributed and presented on color graphic displays at regional power network control centers as well as at the national power system control center for optimal data use. The main objectives for use of LLS data are: supervising the power system for optimal and safe use of the transmission and generating capacity during periods of thunderstorms; warning service to maintenance and service crews at power line and substations to end operations hazardous when lightning; rapid positioning of emergency crews to locate network damage at areas of detected lightning; and post analysis of power outages and transmission faults in relation to lightning, using archived lightning data for determination of appropriate design and insulation levels of equipment. Staff have found LLS data useful and economically justified since the availability of power system has increased as well as level of personnel safety.

Melin, Stefan A.↗

NASA NTRS2004

FPGA-Based, Self-Checking, Fault-Tolerant Computers

A proposed computer architecture would exploit the capabilities of commercially available field-programmable gate arrays (FPGAs) to enable computers to detect and recover from bit errors. The main purpose of the proposed architecture is to enable fault-tolerant computing in the presence of single-event upsets (SEUs). [An SEU is a spurious bit flip (also called a soft error) caused by a single impact of ionizing radiation.] The architecture would also enable recovery from some soft errors caused by electrical transients and, to some extent, from intermittent and permanent (hard) errors caused by aging of electronic components. A typical FPGA of the current generation contains one or more complete processor cores, memories, and highspeed serial input/output (I/O) channels, making it possible to shrink a board-level processor node to a single integrated-circuit chip. Custom, highly efficient microcontrollers, general-purpose computers, custom I/O processors, and signal processors can be rapidly and efficiently implemented by use of FPGAs. Unfortunately, FPGAs are susceptible to SEUs. Prior efforts to mitigate the effects of SEUs have yielded solutions that degrade performance of the system and require support from external hardware and software. In comparison with other fault-tolerant- computing architectures (e.g., triple modular redundancy), the proposed architecture could be implemented with less circuitry and lower power demand. Moreover, the fault-tolerant computing functions would require only minimal support from circuitry outside the central processing units (CPUs) of computers, would not require any software support, and would be largely transparent to software and to other computer hardware. There would be two types of modules: a self-checking processor module and a memory system (see figure). The self-checking processor module would be implemented on a single FPGA and would be capable of detecting its own internal errors. It would contain two CPUs executing identical programs in lock step, with comparison of their outputs to detect errors. It would also contain various cache local memory circuits, communication circuits, and configurable special-purpose processors that would use self-checking checkers. (The basic principle of the self-checking checker method is to utilize logic circuitry that generates error signals whenever there is an error in either the checker or the circuit being checked.) The memory system would comprise a main memory and a hardware-controlled check-pointing system (CPS) based on a buffer memory denoted the recovery cache. The main memory would contain random-access memory (RAM) chips and FPGAs that would, in addition to everything else, implement double-error-detecting and single-error-correcting memory functions to enable recovery from single-bit errors.

Some, Raphael↗

NASA NTRS1991

Nickel-hydrogen LEO cycling at 20 percent - 50 percent DOD

The test setup consists of four major elements: the programmable power supplies and load banks, the data acquisition and control system control computer, and the NiH2 specimen test cells. A simplified block diagram of the test setup is shown. The test setup provides complete battery isolation should a fault occur, and fusing as necessary to protect the battery cells and other equipment. Front panel switches provide for power supply configuration and battery isolation. Front panel meters provide continuous real-time visual monitoring of the voltage and current for each pack of cells. A strip chart recorder provides a hard copy of the voltage and current profiles for each of the packs. The test operates continuously with minimal human interface, except during special tests. The two power supplies are controlled by resistance programming. A bank of resistors and relays was built which can be switched by the control computer to provide control over the charge current to the batteries. The load banks are controlled by the 3497A. The 3497A is equipped with a 0.5 volt programmable power supply which is used to voltage program the load banks. A Hewlett-Packard Vectra 9000 running an HP Basic program is used as the control computer to remotely instruct the 3497A (data acquisition and control) to scan the data channels and retrieve test data. The program then reads, calculates, and stores the data. If an anomaly occurs, the program will disconnect the cells and shut down the test to avoid damage to the cells or equipment.

Lowery, John E.↗

NASA NTRS1984

Development of a microprocessor controller for stand-alone photovoltaic power systems

A controller for stand-alone photovoltaic systems has been developed using a low power CMOS microprocessor. It performs battery state of charge estimation, array control, load management, instrumentation, automatic testing, and communications functions. Array control options are sequential subarray switching and maximum power control. A calculator keypad and LCD display provides manual control, fault diagnosis and digital multimeter functions. An RS-232 port provides data logging or remote control capability. A prototype 5 kW unit has been built and tested successfully. The controller is expected to be useful in village photovoltaic power systems, large solar water pumping installations, and other battery management applications.

Millner, A. R.↗

NASA NTRS1990

Flight demonstration of a self repairing flight control system in a NASA F-15 fighter aircraft

Battle damage causing loss of control capability can compromise mission objectives and even result in aircraft loss. The Self Repairing Flight Control System (SRFCS) flight development program directly addresses this issue with a flight control system design that measures the damage and immediately refines the control system commands to preserve mission potential. The system diagnostics process detects in flight the type of faults that are difficult to isolate post flight, and thus cause excessive ground maintenance time and cost. The control systems of fighter aircraft have the control power and surface displacement to maneuver the aircraft in a very large flight envelope with a wide variation in airspeed and g maneuvering conditions, with surplus force capacity available from each control surface. Digital flight control processors are designed to include built-in status of the control system components, as well as sensor information on aircraft control maneuver commands and response. In the event of failure or loss of a control surface, the SRFCS utilizes this capability to reconfigure control commands to the remaining control surfaces, thus preserving maneuvering response. Correct post-flight repair is the key to low maintainability support costs and high aircraft mission readiness. The SRFCS utilizes the large data base available with digital flight control systems to diagnose faults. Built-in-test data and sensor data are used as inputs to an Onboard Expert System process to accurately identify failed components for post-flight maintenance action. This diagnostic technique has the advantage of functioning during flight, and so is especially useful in identifying intermittent faults that are present only during maneuver g loads or high hydraulic flow requirements. A flight system was developed to test the reconfiguration and onboard maintenance diagnostics concepts on a NASA F-15 fighter aircraft.

Urnes, James M.↗

NASA NTRS1989

A performance assessment of a byzantine resilient fault-tolerant computer

This report presents the results of a performance analysis of a quad-redundant Fault-Tolerant Processor (FTP). The FTP is a computing system specifically designed for applications where very high reliability is required. Examples of such applications are flight control systems, nuclear power systems, and spacecraft control systems. The FTP performance was analyzed in a hierarchical manner encompassing the hardware, the operating system, and the application. At the hardware level, the hardware organization and design was assessed in relation to system throughput and response. Analysis at the operating system level revealed that the scheduler took only 3.2 percent of each 40ms frame, while the redundancy management software took 10.4 percent. The application level performance was analyzed via a synthetic workload and a representative flight control model. The estimated throughput for this application was found to be 317.6 KIPS if not exercising the voter. Exercising the voter to ensure fault tolerance will diminish this number linearly as the number of votes is increased. This performance analysis method was proven effective by uncovering undesirable behavior and anomalies in the FTP system.

Young, Steven D.↗

NASA NTRS1991

High-power converters for space applications

Phase 1 was a concept definition effort to extend space-type dc/dc converter technology to the megawatt level with a weight of less than 0.1 kg/kW (220 lb./MW). Two system designs were evaluated in Phase 1. Each design operates from a 5 kV stacked fuel cell source and provides a voltage step-up to 100 kV at 10 A for charging capacitors (100 pps at a duty cycle of 17 min on, 17 min off). Both designs use an MCT-based, full-bridge inverter, gaseous hydrogen cooling, and crowbar fault protection. The GE-CRD system uses an advanced high-voltage transformer/rectifier filter is series with a resonant tank circuit, driven by an inverter operating at 20 to 50 kHz. Output voltage is controlled through frequency and phase shift control. Fast transient response and stability is ensured via optimal control. Super-resonant operation employing MCTs provides the advantages of lossless snubbing, no turn-on switching loss, use of medium-speed diodes, and intrinsic current limiting under load-fault conditions. Estimated weight of the GE-CRD system is 88 kg (1.5 cu ft.). Efficiency of 94.4 percent and total system loss is 55.711 kW operating at 1 MW load power. The Maxwell system is based on a resonance transformer approach using a cascade of five LC resonant sections at 100 kHz. The 5 kV bus is converted to a square wave, stepped-up to a 100 kV sine wave by the LC sections, rectified, and filtered. Output voltage is controlled with a special series regulator circuit. Estimated weight of the Maxwell system is 83.8 kg (4.0 cu ft.). Efficiency is 87.2 percent and total system loss is 146.411 kW operating at 1 MW load power.

Park, J. N.↗

NASA NTRS1979

Time dissemination in the Hydro Quebec network

The ever increasing complexity of electrical networks combined with the increasing cost of power losses during a network failure has led public utilities to become equipped with more powerful and precise tools for pinpointing the causes of such a fault. Hydro Quebec has developed and is now using a time dissemination system which uses a modified IRIG B code transmitted on its own telecommunication network. The reasons for using such a system and the way it was carried out are discrete.

Missout, G.↗

NASA NTRS1992

Fault management for the Space Station Freedom control center

This paper describes model based reasoning fault isolation in complex systems using automated digraph analysis. It discusses the use of the digraph representation as the paradigm for modeling physical systems and a method for executing these failure models to provide real-time failure analysis. It also discusses the generality, ease of development and maintenance, complexity management, and susceptibility to verification and validation of digraph failure models. It specifically describes how a NASA-developed digraph evaluation tool and an automated process working with that tool can identify failures in a monitored system when supplied with one or more fault indications. This approach is well suited to commercial applications of real-time failure analysis in complex systems because it is both powerful and cost effective.

Clark, Colin↗

NASA NTRS2011

NASA Tech Briefs, October 2011

Topics covered include: Laser Truss Sensor for Segmented Telescope Phasing; Qualifications of Bonding Process of Temperature Sensors to Deep-Space Missions; Optical Sensors for Monitoring Gamma and Neutron Radiation; Compliant Tactile Sensors; Cytometer on a Chip; Measuring Input Thresholds on an Existing Board; Scanning and Defocusing Properties of Microstrip Reflectarray Antennas; Cable Tester Box; Programmable Oscillator; Fault-Tolerant, Radiation-Hard DSP; Sub-Shot Noise Power Source for Microelectronics; Asynchronous Message Service Reference Implementation; Zero-Copy Objects System; Delay and Disruption Tolerant Networking MACHETE Model; Contact Graph Routing; Parallel Eclipse Project Checkout; Technique for Configuring an Actively Cooled Thermal Shield in a Flight System; Use of Additives to Improve Performance of Methyl Butyrate-Based Lithium-Ion Electrolytes; Li-Ion Cells Employing Electrolytes with Methyl Propionate and Ethyl Butyrate Co-Solvents; Improved Devices for Collecting Sweat for Chemical Analysis; Tissue Photolithography; Method for Impeding Degradation of Porous Silicon Structures; External Cooling Coupled to Reduced Extremity Pressure Device; A Zero-Gravity Cup for Drinking Beverages in Microgravity; Co-Flow Hollow Cathode Technology; Programmable Aperture with MEMS Microshutter Arrays; Polished Panel Optical Receiver for Simultaneous RF/Optical Telemetry with Large DSN Antennas; Adaptive System Modeling for Spacecraft Simulation; Lidar-Based Navigation Algorithm for Safe Lunar Landing; Tracking Object Existence From an Autonomous Patrol Vehicle; Rad-Hard, Miniaturized, Scalable, High-Voltage Switching Module for Power Applications; and Architecture for a 1-GHz Digital RADAR.

Source record↗

NASA NTRS1996

An Advanced Photovoltaic Array Regulator Module

Current trends in satellite design are focused on developing small, reliable, and inexpensive spacecraft. To that end, a modular power management and distribution system is proposed which will help transition the aerospace industry towards an assembly line approach to building spacecraft. The modular system is based on an innovative DC voltage boost converter called the Series Connected Boost Unit (SCBU). The SCBU uses any isolating DC-DC converter and adds a unique series connection. This simple modification provides the SCBU topology with many advantages over existing boost converters. Efficiencies of 94-98%, power densities above 1,000 W/kg, and inherent fault tolerance are just a few of the characteristics presented. Limitations of the SCBU technology are presented, and it is shown that the SCBU makes an ideal photovoltaic an-ay regulator. A set of photovoltaic power system requirements are presented that can be applied to almost any low Earth orbit satellite. Finally, a modular design based on the series connected boost unit is outlined and functional descriptions of the components are given.

Button, Robert M.↗

NASA NTRSDate not supplied

Signal and Power Integrity Design Methodology for High-Performance Flight Computing Systems

Computing capabilities of space systems have in-creased onboard performance by orders of magnitude with the use of radiation-tolerant field-programmable gate arrays (FPGA)and processors. The incorporation of signal and power integrity analysis with printed circuit board (PCB) design in reliable computing architectures for space systems has become critical to enable future mission capabilities. Developers launch high-performance processors into a breadth of orbits and missions, running varying applications that create challenges for designing reliable computing hardware. Specifically, for these designs, academic and industry research has focused on component radiation performance, fault mitigation, and reliable architectures. How-ever, other design parameters including electromagnetic interference (EMI), PCB stackup, signal integrity (SI), voltage regulator module (VRM) design, and power distribution network (PDN)are often deprioritized or disregarded as the design matures. Since these characteristics are becoming more significant in high-performance processor designs, this research presents a hardware design and analysis methodology for high-performance, space-computing systems that focuses on a holistic design approach and PDN reliability. While these challenges exist across all space hardware, the reduced PCB dimensions imposed by SmallSats and CubeSats introduce additional hurdles, specifically to VRM and decoupling design. By examining the relationship between the PDN and radiation performance, an analytical relationship is developed that incorporates Total Ionizing Dose and Single-Event Transients to ensure reliability throughout the mission duration. The presented design methodology is applied to the SpaceCube v3.0 Mini, an FPGA-based on-board science data processing system developed at NASA Goddard Space Flight Center.

Advanced avionics↗

NASA NTRS2018

Stirling Convertor Controller Development at NASA Glenn Research Center

For nearly two decades, NASA Glenn Research Center has been supporting the development of radioisotope power systems (RPS). NASA desires higher conversion efficiency RPS options that are reliable and robust with long-life design. Dynamic conversion, such as Stirling and Brayton, offer the potential for higher conversion efficiencies than current RPS but have yet to be demonstrated in a flight application. The RPS program sent out a solicitation to investigate options for dynamic conversion technologies. As a result of this solicitation, four dynamic power convertor (DPC) technologies were selected for design and three are proceeding to the fabrication phase of prototype dynamic convertors. One lesson learned from the Advanced Stirling Radioisotope Generator (ASRG) project is that controller development should be coordinated with the development of a dynamic convertor. As a result of this, Glenn has been utilizing hardware from past Stirling convertor projects, including that of the ASRG, to support controller development for the DPCs. Glenn has developed a strong knowledge base on both analog and digital Stirling DPC controllers and will continue to expand and apply that knowledge to the DPCs. Over the past 15 years, controllers were developed at Glenn, at Lockheed Martin (LM), and by the Johns Hopkins University Applied Physics Laboratory (APL). Various generations of the controllers have been developed as lessons were learned through various component- and system-level tests. Some of the tests performed were fault tolerance, flight acceptance vibration, electromagnetic interference (EMI), spacecraft integration, and extended operation. The fault tolerance test characterized the controller’s ability to handle various fault conditions, including high or low bus power consumption, total open load or short circuit, and replacing a failed controller card while the backup maintains control of the Stirling convertor. The vibration test confirms the controller’s ability to control an Advanced Stirling Convertor (ASC) during launch. The EMI test characterized the alternating-current (AC) and direct-current (DC) magnetic and electric fields emitted by the single ASC and if the controller has an impact on the radiated EMI. Spacecraft integration testing in the Radioisotope Power Systems (RPS), System Integration Laboratory (RSIL) provided insight into the electrical interactions between the representative RPS, its associated control schemes, and realistic electric system loads. The extended operation test allows data to be collected over a period of thousands of hours to obtain long-term performance data of the system. This paper describes the history of controller development at Glenn, tests performed on these controllers, and lessons learned.

Dugala, Gina M.↗

NASA NTRS2002

Fail-Safe Operation of a High-Temperature Magnetic Bearing Investigated for Gas Turbine Engine Applications

The Structural Mechanics and Dynamics Branch at the NASA Glenn Research Center has developed a three-axis high-temperature magnetic bearing suspension rig to enhance the safety of the bearing system up to 1000 F. This test rig can accommodate thrust and radial bearings up to a 22.84 cm (9 in.) diameter with a maximum axial loading of 22.25 kN (5000 lb) and a maximum radial loading up to 4.45 kN (1000 lb). The test facility was set up to test magnetic bearings under high-temperature (1100 F) and high-speed (20,000 rpm) conditions. The magnetic bearing is located at the center of gravity of the rotor between two high-temperature grease-packed mechanical ball bearings. The drive-end duplex angular contact ball bearing, which is in full contact, acts as a moment release and provides axial stability. The outboard end ball bearing has a 0.015-in. radial clearance between the rotor to act as a backup bearing and to compensate for axial thermal expansion. There is a 0.020-in. radial air gap between the stator pole and the rotor. The stator was wrapped with three 1-kW band heaters to create a localized hot section; the mechanical ball bearings were outside this section. Eight threaded rods supported the stator. These incorporated a plunger and Bellville washers to compensate for radial thermal expansion and provide rotor-to-stator alignment. The stator was instrumented with thermocouples and a current sensor for each coil. Eight air-cooled position sensors were mounted outside the hot section to monitor the rotor. Another sensor monitored this rotation of the outboard backup bearing. Ground fault circuit interrupts were incorporated into all power amplifier loops for personnel safety. All instrumentation was monitored and recorded on a LabView-based data acquisition system. Currently, this 12-pole heteropolar magnetic bearing has 13 thermal cycles and over 26 hr of operation at 1000 F.

Choi, Benjamin B.↗