Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Gallium nitride”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 235 records · Page 13
All sourcesNASA NTRSDOE OSTI
DOE OSTI2021

Thermal and Mechanical Design of a High-Voltage Power Electronics Package

This paper presents the thermal and mechanical design aspects of a power electronics package with 5-kV GaN devices. Through finite element analyses, we investigated the impact of different cooling configurations and device locations on the thermal performance and reliability of the package. We found that placing the devices closer to the direct bond copper substrate as opposed to a centered approach in the proposed double-sided cooling configuration resulted in improved heat dissipation. This approach also reduced the total number of attachment layers, thereby likely improving the reliability of the package. Furthermore, simulations revealed that the device location had a negligible impact on the thermomechanical behavior of the attachment layers, as they are more prone to the local coefficient of thermal expansion mismatch.

electronic packaging↗
DOE OSTI2020

Experimental Demonstration of Charge-Balanced GaN Super-Heterojunction Schottky Barrier Diode Capable of 2.8 kV Switching

This letter reports an experimental demonstration of charge-balanced GaN super-heterojunction Schottky barrier diodes (SHJ-SBDs). Charge balance between the n-type delta-doping and the p-type doping was achieved by adjusting the thickness of the pGaN. Furthermore, this device structure enabled scaling of breakdown voltage to over 3 kV, and dynamic switching up to 2.8 kV without using any field-plate.

42 ENGINEERING↗
DOE OSTI2023

1 kV GaN-on-Si Quasi-Vertical Schottky Rectifier

Here, this work demonstrates quasi-vertical GaN Schottky barrier diodes (SBDs) on 6-inch Si substrate with a breakdown voltage (BV) over 1 kV, the highest BV reported in vertical GaN-on-Si SBDs to date. The deep mesa inherently in quasi-vertical devices is leveraged to form a self-aligned edge termination, and the mesa sidewall is covered by the p-type nickel oxide (NiO) as a reduced surface field (RESURF) structure. This novel termination enables a parallel-plane junction electric field of 2.8 MV/cm. The device also shows low turn-on voltage of 0.5 V, and low specific on-resistance of 1.1 mΩ∙ cm 2 . Moreover, the device exhibits excellent overvoltage robustness under the continuous 800 V stress in the unclamped inductive switching test. These results show the good promise of the low-cost vertical GaN-on-Si power diodes.

42 ENGINEERING↗
DOE OSTI2023

1 kV Self-Aligned Vertical GaN Superjunction Diode

This work demonstrates vertical GaN superjunction (SJ) diodes fabricated via a novel self-aligned process. The SJ comprises n-GaN pillars wrapped by the charge-balanced p-type nickel oxide (NiO). After the NiO sputtering around GaN pillars, the self-aligned process exposes the top pillar surfaces without the need for additional lithography or a patterned NiO etching which is usually difficult. The GaN SJ diode shows a breakdown voltage (B V) of 1100 V, a specific on-resistance (R ON ) of 0.4 mΩ· cm2, and a SJ drift-region resistance ( R dr ) of 0.13 mΩ· cm2. Further, the device also exhibits good thermal stability with B V retained over 1 kV and R ON dropped to 0.3 mΩ· cm2 at 125°C. The trade-off between B V and R dr is superior to the 1D GaN limit. These results show the promise of vertical GaN SJ power devices. The self-aligned process is applicable for fabricating the heterogeneous SJ based on various wide- and ultra-wide bandgap semiconductors.

42 ENGINEERING↗
DOE OSTI2025

Robust Avalanche (1.5 kV, 2 kA/cm²) in Vertical GaN Diodes on Patterned Sapphire Substrate

The lack of avalanche capability is a key limitation of current lateral GaN devices. Despite the report of avalanche in vertical GaN-on-GaN devices, the high wafer cost hinders device commercialization. Here, in this work, we demonstrate a circuit-level avalanche in vertical GaN diodes on low-cost patterned sapphire substrate (PSS), with the avalanche voltage (1.57 kV) and avalanche current density (>2 kA/cm 2 ) both being the highest reported in GaN devices on foreign substrates. The PSS enables a lower dislocation density than conventional sapphire substrate and is employed in high-voltage GaN devices for the first time. The avalanche voltage in the circuit test reaches 98% of the parallel-plane limit, further affirming that near-ideal avalanche breakdown can be realized on GaN devices on foreign substrates. These results show the promise of the GaN-on-PSS platform for low-cost, robust power devices.

42 ENGINEERING↗
DOE OSTI2020

High-Speed Nonpolar InGaN/GaN Superluminescent Diode With 2.5 GHz Modulation Bandwidth

We demonstrate a superluminescent diode fabricated on a nonpolar m-plane GaN substrate by employing a linearly tapered waveguide design. A high electrical -3dB modulation bandwidth ( f\n 3dB \n) of 2.5 GHz at a current density of 30 kA/cm\n 2 \n is achieved. The high modulation bandwidth is attributed to the shorter carrier recombination lifetime, the linear gain curve in the nonpolar m-plane quantum wells, and the ability to operate at high current densities while effectively suppressing lasing. We derive a general expression for the -3dB bandwidth as a function of current density for SLDs using a similar approach to that for laser diodes. The -3dB bandwidth of a nonpolar superluminescent diode increases exponentially with current density. The experimental results are consistent with the derived expression for f\n 3dB \n vs. current density.

32 ENERGY CONSERVATION, CONSUMPTION, AND UTILIZATI↗
DOE OSTI2021

12.5 kV GaN Super-Heterojunction Schottky Barrier Diodes

In this work, we report GaN super-heterojunction Schottky barrier diodes (SHJ-SBDs) with substantially improved performance. Metal-2DEG sidewall n-ohmic contacts were deployed to achieve low contact resistance of 0.75 Ω · mm, avoiding the risk of abnormally high contact resistance caused by inaccurate etch depth control. A pGaN notch formed near the cathode successfully eliminated excessive hole conduction caused by the sidewall n-ohmic contact. Isolation was improved by a high-energy Al implantation step. The resulting SHJ-SBD exhibited a breakdown voltage (BV) of 12.5 kV and a specific ON-resistance of 100.8 mΩ · cm 2 .

42 ENGINEERING↗
DOE OSTI2023

Implanted Guard Ring Edge Termination With Avalanche Capability for Vertical GaN Devices

Edge termination is the key building block in power devices to enable near-ideal, avalanche breakdown voltage (BV). Here, this work presents the design, fabrication, and physics of a GaN guard ring (GR) edge termination formed by selective-area nitrogen implantation through an epitaxial p-GaN layer. The fabrication of this termination only includes a single implantation step that does not require precise control of implant depth, rendering a large process latitude. The selective-area implantation produces p-GaN rings that are separated by the implanted, semi-insulating regions. The number and spacing of the p-type rings are found to determine the BV of the vertical GaN p-n diode. The 16-ring structure enables a BV of 1800 V, being 88% of the theoretical 1-D parallel-plane limit. Avalanche characteristics are observed in devices with a large variety of GR designs. Finally, we present a comprehensive survey on the efficiency, fabrication complexity, real estate, and avalanche capability of various edge termination techniques that have been reported in vertical GaN devices. The high efficiency (among the highest reported in avalanche-capable GaN terminations), simple and robust fabrication process, and uniform avalanche capability make this implanted GR a promising edge termination for high-voltage GaN devices.

42 ENGINEERING↗
DOE OSTI2026

Effect of Illumination Area on the Ultrafast Temporal Response of MSM GaN Photodiodes

We investigate the influence of spatial illumination profiles on the temporal response of metal–semiconductor–metal GaN photodiodes. Using both simulation and experimental measurements, we compare the response curves under two scenarios: illumination confined to the active area between electrodes and extended illumination beyond the contacts. The results show that limiting the beam illumination to the active region significantly sharpens the response, reducing the long decay tails associated with slow carrier drift from peripheral regions. As a result, the experimental data closely match simulation predictions, confirming that illumination geometry plays a critical role in optimizing photodiode performance for ultrafast detection applications.

Carrier drift time↗
DOE OSTI2020

Surge-Energy and Overvoltage Ruggedness of P-Gate GaN HEMTs

An essential ruggedness of power devices is the capability of safely withstanding the surge energy. The surge ruggedness of the GaN high-electron-mobility transistor (HEMT), a power transistor with no or minimal avalanche capability, has not been fully understood. This article unveils the comprehensive physics associated with the surge-energy withstand process and the failure mechanisms of p-gate GaN HEMTs. Two commercial p-gate GaN HEMTs with Ohmic- and Schottky-type gate contacts are studied. Two circuits are developed to study the device surge ruggedness: an unclamped inductive switching circuit is first used to identify the withstand dynamics and failure mechanisms, and a clamped inductive switching circuit with a controllable parasitic inductance is then designed to mimic the surge energy in converter-like switching events. The p-gate GaN HEMT is found to withstand the surge energy through a resonant energy transfer between the device capacitance and the load/parasitic inductance rather than a resistive energy dissipation as occurred in the avalanche. If the device resonant voltage goes below zero, the device reversely turns on and the inductor is discharged. The device failure occurs at the transient of peak resonant voltage and is limited by the device overvoltage capability rather than the surge energy, dV/dt , or overvoltage duration. Almost no energy is dissipated in the resonant withstand process and the device failure is dominated by an electric field rather than a thermal runaway. Furthermore, these results provide critical understandings on the ruggedness of GaN HEMTs and important references for their qualifications and applications.

42 ENGINEERING↗
DOE OSTI2020

Factors and Considerations for Modeling Loss of a GaN-based Inverter

The article investigates the impacts of four often-neglected factors on the loss model of a GaN-based full-bridge inverter: parasitic capacitance of the devices, dynamics of junction temperature (Tj) under time-varying power dissipation (Ploss), case temperature estimation, and detailed considerations of the passive components. Procedures to calculate the converter loss considering the above factors are proposed and implemented. A 4.5-kW hard-switching inverter prototype using gallium nitrite (GaN) high-electron-mobility transistors is used to experimentally demonstrate the impact of each factor on the converter loss model. Furthermore, it is found that the accuracy of a converter loss model is mainly affected by the passive components at the light load condition, whereas the thermal and loss models of the active components become the major factors as the output power increases. The results show that after considering the above factors, the converter loss discrepancy between calculation and measurement can be reduced from 30.6 W (28%) to 2.5 W (less than 3%) at heavy load (Po = 4.5 kW), while at the light load condition (Po = 500 W), it is reduced from 3.9 W (28%) to 2.6 W (16%). Furthermore, the difference between simulated and measured case temperature of the GaN devices is within 6 °C.

42 ENGINEERING↗
DOE OSTI2024

Output Capacitance Loss of GaN HEMTs in Steady-State Switching

The output capacitance (C OSS ) loss, a loss produced when the device’s output capacitor is charged and discharged, has become a concern for GaN high electron mobility transistors (HEMTs) in high-frequency applications. This work presents a new, easy-to-implement method for the C OSS loss characterization based on the unclamped inductive switching (UIS) setup. As compared to prior approaches, this method involves the device’s ON-state conduction and could measure the C OSS loss in a single pulse and the steady-state switching. The C OSS loss of three types of mainstream commercial GaN HEMTs is characterized, which exhibit some common dependencies including a non-monotonic relation with the dv/dt (or resonance frequency), a linear relation with the ON-state current, a power-law relation with the peak blocking voltage, and little temperature dependence. In addition, their C OSS losses all show minimal distinctions in a single pulse and the steady-state switching, despite the increased on-resistance in the steady-state switching. Furthermore, this suggests that the traps accounting for the C OSS loss possess different de-trapping time constants as compared to the traps governing the dynamic on-resistance. Finally, a unified model is established to describe the C OSS loss of all three types of GaN HEMTs. These results provide important references for the high-frequency application of GaN HEMTs and new insights into the physical origin of their C OSS loss.1

42 ENGINEERING↗
DOE OSTI2026

Review of Ultrafast Switching Power Modules: Trends, Challenges, and Technical Solutions

Benefiting from the superior properties of wide-bandgap semiconductor materials, wide-bandgap power devices demonstrate exceptional switching performance, enabling more efficient and compact power electronics systems. However, ultrafast switching poses challenges to the reliability of the system in terms of severe oscillations and voltage overshoot, electromagnetic interference, and increased risk of partial discharge. By developing advanced power module packaging for fast-switching power devices, the above-mentioned challenges can be mitigated at the packaging level, enabling the full utilization of the fast-switching capability of wide-bandgap devices. Meanwhile, such technology also lays the groundwork for packaging next-generation power devices with even higher blocking voltage and faster switching speed. In this paper, a comprehensive review of ultrafast switching power modules has been made, including the benefits and status of ultrafast switching power modules, challenges brought by ultrafast switching, and promising technologies to address these challenges. In addition, future development trends and research gaps are also discussed in this paper. Furthermore, this review can serve as a reference for future wide-bandgap power module packaging design.

24 POWER TRANSMISSION AND DISTRIBUTION↗
DOE OSTI2023

Adroit Materials Final Scientific/Technical Report kV-class GaN-based Junction Barrier Schottky diodes using ion implantation

The primary aim of this research was to develop GaN-based Junction Barrier Schottky (JBS) diodes using an innovative ion implantation process previously established in ARPA-E funded projects. The central focus of our proposed technology revolves around selective area p-type doping, accomplished through the implantation of Mg ions. This approach builds upon our successes in the ARPA-E PNDIODES program, advancing towards commercial device integration. Selective area p-doping plays a pivotal role in realizing the next generation of GaN-based power devices, capable of significantly reducing the carbon footprint in the United States by several million tons. While ion implantation is a well-established technique for achieving selective area doping in SiC and Si materials, its feasibility in GaN had not been demonstrated until now. To fabricate high voltage GaN JBS diodes, we initially created thick n-type drift layers with high carrier concentrations ranging from 5×1015 cm-3 to 2×1016 cm-3 and very high mobilities. Subsequently, Mg ions were selectively implanted to form p-type islands within the n-type drift layer. To reduce electric field crowding at the edge of the diode and to achieve high breakdown voltage, junction edge termination (JTE) and floating field rings (FFRs) were formed using Mg implantation. A high temperature, high-pressure post-implantation annealing process was carried out to activate the implanted Mg ions. As a result, we were able to demonstrate GaN JBS diodes with a breakdown voltage of 915 V and an on-resistance of 0.6 mΩ·cm2. These diodes exhibited a forward bias current density of 1 kA/cm2 at 1.5 V. Subsequently, we achieved GaN JBS diodes with a remarkable breakdown voltage of 1900 V and an on-resistance of 1.9 mΩ·cm2, capable of sustaining a forward bias current density of 0.5 kA/cm2 at 1.5 V. Importantly, the ON and OFF state performance of these GaN JBS diodes surpassed that of Si and SiC-based power diodes reported in existing literature. Lastly, we successfully grew 60 μm thick GaN:Si layers using HVPE with a carrier concentration of approximately 3 to 5×1015 cm-3. Based on simulation and empirical data these devices represent 5 kV GaN JBS power diodes, leveraging the developed processes in this project.

36 MATERIALS SCIENCE↗
DOE OSTI2024

Rugged WBG Devices and Advanced Electric Machines for High Power Density Automotive Electric Vehicles

This work explored two very important approaches for supporting transportation electrification and reducing dependence on imports of critical materials. In the first task, several novel electric machine architectures with low rare earth metal content were compared analytically, then experimentally to verify their performance. Rare earth metals are imported largely from China and are widely used in many clean energy systems such as wind turbines and EV motors. Reducing our dependence on this critical material is an important objective for ensuring our independence and continued economic prosperity. In the second task, a GaN based inverter for EV inverters was developed to demonstrate the suitability of that wide bandgap semiconductor device in this important application.

42 ENGINEERING↗
DOE OSTI2022

Assessment of dislocation reduction on 100 mm diameter bulk GaN grown by the NEAT method

X-ray topography measurements on a 100 mm diameter GaN boule grown by the Near Equilibrium AmmonoThermal method revealed an improvement in dislocation density from >1 × 10 6 cm -2 to between 2 × 10 5 and 5 × 10 5 cm -2, an improvement greater than two to five times from seed to growth. This data builds on previous X-ray diffraction and defect selective etching to quantify the reduction in defect density that is closely associated with increasing growth thickness. This result indicates that there is a pathway to further dislocation reduction by increasing growth thickness for GaN crystals including those of 100 mm or larger diameter. Further reduction of the dislocation density of large-area substrates will lead to GaN power devices with reduced leakage current under reverse bias and better device performance.

36 MATERIALS SCIENCE↗