Engineering Papers⌕ Search

SEARCH · Engineering Papers

Results for “Field effect transistors”

Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.

Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.

At least 199 records · Page 11
All sourcesNASA NTRSDOE OSTI
NASA NTRS1983

Brief characterization of germanium junction field effect transistors (FETs) at 77, 4, and 1.8 K

In the case of modern infrared focal planes, one of the major problems is related to the noise contribution of the cooled, impedance-matching device used as the preamplifier stage in the detector electronics system. An ideal preamp device should have the low-noise advantages of a buried-channel device and operate isothermally with the low-temperature detector array. The Ge JFET might provide this ideal device. A testing program with Ge JFETs is discussed. It is concluded that germanium JFETs offer an attractive alternative for cryogenic preamplifier designs. They operate well with high transconductance and low noise at LHe temperatures. It is believed that these devices point the way for the development of large, integrated-array, long wavelength, infrared focal planes which incorporate germanium detectors, germanium load resistors, and germanium preamplifiers within the same monolithic structure.

Arentz, R. F.↗
NASA NTRS1986

Determination of carrier saturation velocity in high-performance In(y)Ga(1-y)As/Al(x)Ga(1-x)As modulation-doped field-effect transistors (with y between 0 and 0.2)

The relation between the intrinsic transconductance per unit gate width and the carrier saturation velocity, v(sat), is used to determine v(sat) for several high-performance pseudomorphic MODFET's with different InAs mole fractions (y). Measurements of In(y)Ga(1-y)As/AlGaAs MODFET's grown by MBE were found to give accurate v(sat) values at 77 K. Devices with y between 0 and 0.20 were shown to have higher v(sat) than conventional GaAs/AlGaAs MODFET's. An optimum y value for peak v(sat), which may optimize overall device performance, is expected.

Henderson, T. S.↗
NASA NTRS1986

Characterization of InGaAs/AlGaAs pseudomorphic modulation-doped field-effect transistors

High-performance pseudomorphic In(y)Ga(1-y)As/Al0.15-Ga0.85As y = 0.05-0.2 MODFET's grown by MBE have been characterized at dc (300 and 77 K) and RF frequencies. Transconductances as high 310 and 380 mS/mm and drain currents as high as 290 and 310 mA/mm were obtained at 300 and 77 K, respectively, for 1-micron gate lengths and 3-micron source-drain spacing devices. Lack of persistent trapping effects, I-V collapse, and threshold voltage shifts observed with these devices are attributed to the use of low mole fraction Al(x)Ga(1-x)As while still maintaining two-dimensional electron gas concentrations of about 1.3 x to the 12th per sq cm. Detailed microwave S-parameter measurements indicate a current gain cut-off frequency of 24.5 GHz when y = 0.20, which is as much as 100 percent better than similar GaAs/AlGaAs MODFET structures, and a maximum frequency of oscillation of 40 GHz.

Ketterson, Andrew A.↗
NASA NTRS1990

Low-temperature microwave characteristics of pseudomorphic In(x)Ga(1-x) As/In(0.52)Al(0.48)As modulation-doped field-effect transistors

Low-temperature microwave measurements of both lattice-matched and pseudomorphic In(x)Ga(1-x)As/In(0.48)As (x = 0.53, 0.60, and 0.70) channel MODFETs on InP substrates were carried out in a cryogenic measurement system. The measurements were done in the temperature range of 77 to 300 K and in the frequency range of 0.5 to 11.0 GHz at different bias conditions. The cutoff frequency (fT) for the In(x)Ga(1-x)As/In(0.52)Al(0.48)As MODFETs improved from 22 to 29 GHz, 29 to 38 GHz, and 39 to 51 GHz, for x = 0.53, 0.60, and 0.70, respectively, as the temperature was lowered from 300 to 77 K, which is approximately a 31 percent increase at each composition. No degradations were observed in device performance. These results indicate an excellent potential of the pseudomorphic devices at low temperatures.

Lai, R.↗
NASA NTRS1993

Ellipsometric characterization of In(0.52)Al(0.48)As and of modulation doped field effect transistor structures on InP substrates

The dielectric function of a thick layer of In(0.52)Al(0.48)As lattice matched to InP was measured by variable angle spectroscopic ellipsometry in the range 1.9-4.1 eV. The In(0.52)Al(0.48)As was protected from oxidation using a thin In(0.53)Ga(0.47)As cap that was mathematically removed for the dielectric function estimate. The In(0.52)Al(0.48)As dielectric function was then verified by ellipsometric measurements of other In(0.53)Ga(0.47)As/In(0.52)Al(0.48)As structures, including (MODFET), and is shown to provide accurate structure layer thicknesses.

Alterovitz, S. A.↗
NASA NTRS2002

Electrical Characterization of Polyaniline/polyethylene Oxide Nanofibers for Field Effect Transistors

Nanofibers comprised of polyaniline/polyethylene oxide (PANI/PEO) are being developed for novel logic devices. We report the electrical conductivity of PANI/PEO nanofibers with diameters in the 100 to 200 nm range. We measured conductivity values of approx. 0.3 to 1.0 S/cm, which is higher than the values reported for thicker nanofibers, but less than the bulk value of PANI. The electrical measurements were performed by depositing the fibers on pre-electroded, oxidized silicon (Si) substrates. The excellent adherence of the nanofibers to the SiO2 as well as the gold (Au) electrodes may be useful in the design of future devices.

Mueller, Carl H.↗
NASA NTRS2004

Field Effect Transistor Behavior in Electrospun Polyaniline/Polyethylene Oxide Nanofibers

Novel translators and logic devices based on nanotechnology concepts are under intense development. The potential for ultra-low power circuitry makes nanotechnology attractive for applications such as digital electronics and sensors. Furthermore, the ability to form devices on flexible substrates expands the range of applications where electronic circuitry can be introduced. For NASA, nonotechndogy offers opportunities for increased onboard data processing and thus autonomous decision-making ability, ad novel sensors that detect and respond to external stimuli with few oversight requirements. The goat of this work is to demonstrate transistor behavior in polyaniline/ polyethylene oxide nanofibers, thus creating a foundation for future logic devices.

Miranda, Felix A.↗
NASA NTRS1999

Analysis of Carbon Nanotube Field-Effect-Transistors (FETs)

This five page presentation is grouped into 11 numbered viewgraphs, most of which contain one or more diagrams. Some of the diagrams are accompanied by captions, including: 2) Nanotube FET by Delft, IBM; 3) Nanotube FET/Standard MOSFET; 5) Saturation with carrier-carrier; 7) Electronic properties of carbon nanotube; 8) Theoretical nanotube FET characteristics; 11) Summary: Delft and IBM nanotube FET analysis.

Yamada, Toshishige↗
NASA NTRS1998

Silicon Carbide Junction Field Effect Transistor Digital Logic Gates Demonstrated at 600 deg. C

The High Temperature Integrated Electronics and Sensors (HTIES) Program at the NASA Lewis Research Center is currently developing silicon carbide (SiC) for use in harsh conditions where silicon, the semiconductor used in nearly all of today's electronics, cannot function. The HTIES team recently fabricated and demonstrated the first semiconductor digital logic gates ever to function at 600 C.

Neudeck, Philip G.↗
NASA NTRS2004

Field Effect Transistor Behavior in Electrospun Polyaniline/Polyethylene Oxide Nanofibers

Novel transistors and logic devices based on nanotechnology concepts are under intense development. The potential for ultra-low-power circuitry makes nanotechnology attractive for applications such as digital electronics and sensors. For NASA applications, nanotechnology offers tremendous opportunities for increased onboard data processing, and thus autonomous decision-making ability, and novel sensors that detect and respond to environmental stimuli with little oversight requirements. Polyaniline (PANi) is an intriguing material because its electrical conductivity can be changed from insulating to metallic by varying the doping levels and conformations of the polymer chain, and when combined with polyethylene oxide (PEO), can be formed into nanofibers with diameters ranging from approximately 50 to 500 nm (depending on the deposition conditions). The initial goal of this work was to demonstrate transistor behavior in these nanofibers, thus creating a foundation for future logic devices.

Miranda, Felix A.↗
NASA NTRS2006

Dual Input AND Gate Fabricated From a Single Channel Poly (3-Hexylthiophene) Thin Film Field Effect Transistor

A regio-regular poly (3-hexylthiophene) (RRP3HT) thin film transistor having a split-gate architecture has been fabricated on a doped silicon/silicon nitride substrate and characterized. This device demonstrates AND logic functionality. The device functionality was controlled by applying either 0 or -10 V to each of the gate electrodes. When -10 V was simultaneously applied to both gates, the device was conductive (ON), while any other combination of gate voltages rendered the device resistive (OFF). The p-type carrier charge mobility was about 5x10(exp -4) per square centimeter per V-sec. The low mobility is attributed to the sharp contours of the RRP3HT film due to substrate non-planarity. A significant advantage of this architecture is that AND logic devices with multiple inputs can be fabricated using a single RRP3HT channel with multiple gates.

Pinto, N. J.↗
NASA NTRS2016

Fabrication of a Silicon Nanowire on a Bulk Substrate by Use of a Plasma Etching and Total Ionizing Dose Effects on a Gate-All-Around Field-Effect Transistor

The gate all around transistor is investigated through experiment. The suspended silicon nanowire for the next generation is fabricated on bulk substrate by plasma etching method. The scallop pattern generated by Bosch process is utilized to form a floating silicon nanowire. By combining anisotropic and istropic silicon etch process, the shape of nanowire is accurately controlled. From the suspended nanowire, the gate all around transistor is demonstrated. As the silicon nanowire is fully surrounded by the gate, the device shows excellent electrostatic characteristics.

Transistor↗
DOE OSTI2023

Fluorescent conjugated polymers containing semi-ladder units for light-emitting field-effect transistors

Materials are provided for use as active emissive layers in organic electronic devices such as light-emitting filed effect transistors. Light-emitting transistors (LET) are an alternative to light-emitting diodes and have several important benefits, however, materials developed specifically for LET are quite scarce. Herein a new family of materials is disclosed that has been developed specifically for LET.

Yu, Luping↗