SEARCH · Engineering Papers
Search indexed NASA NTRS and DOE OSTI research on propulsion, heat transfer, battery materials and energy systems. Follow report and document links to the original sources.
Quote a phrase for an exact phrase match. Source license links do not imply unrestricted reuse.
System interrogates and maintains user-definable data files from remote terminals, using English-like, free-form query language easily learned by persons not proficient in computer programming. System operates in asynchronous mode, allowing any number of inquiries within limitation of available core to be active concurrently.
A vortex information display system is described which provides flexible control through system-user interaction for collecting wing-tip-trailing vortex data, processing this data in real time, displaying the processed data, storing raw data on magnetic tape, and post processing raw data. The data is received from two asynchronous laser Doppler velocimeters (LDV's) and includes position, velocity, and intensity information. The raw data is written onto magnetic tape for permanent storage and is also processed in real time to locate vortices and plot their positions as a function of time. The interactive capability enables the user to make real time adjustments in processing data and provides a better definition of vortex behavior. Displaying the vortex information in real time produces a feedback capability to the LDV system operator allowing adjustments to be made in the collection of raw data. Both raw data and processing can be continually upgraded during flyby testing to improve vortex behavior studies. The post-analysis capability permits the analyst to perform in-depth studies of test data and to modify vortex behavior models to improve transport predictions.
The video inertial pointing (VIP) system is being developed to satisfy the acquisition and pointing requirements of astronomical telescopes. The VIP system uses a single video sensor to provide star position information that can be used to generate three-axis pointing error signals (multi-star processing) and for input to a cathode ray tube (CRT) display of the star field. The pointing error signals are used to update the telescope's gyro stabilization system (gyro filtering). The CRT display facilitates target acquisition and positioning of the telescope by a remote operator. Linearized small angle equations are used for the multistar processing and a consideration of error performance and singularities lead to star pair location restrictions and equation selection criteria. A discrete steady-state Kalman filter which uses the integration of the gyros is developed and analyzed. The filter includes unit time delays representing asynchronous operations of the VIP microprocessor and video sensor. A digital simulation of a typical gyro stabilized gimbal is developed and used to validate the approach to the gyro filtering.
An interface logic circuit permitting the transfer of information between two computers having asynchronous clocks is disclosed. The information transfer involves utilization of control signals (including request, return-response, ready) to generate properly timed data strobe signals. Noise problems are avoided because each control signal, upon receipt, is verified by at least two clock pulses at the receiving computer. If control signals are verified, a data strobe pulse is generated to accomplish a data transfer. Once initiated, the data strobe signal is properly completed independently of signal disturbances in the control signal initiating the data strobe signal. Completion of the data strobe signal is announced by automatic turn-off of a return-response control signal.
The Wind Information Display System (WINDS) provides flexible control through system-user interaction for collecting wind shear data, processing this data in real time, displaying the processed data, storing raw data on magnetic tapes, and post-processing raw data. The data are received from two asynchronous laser Doppler velocimeters (LDV's) and include position, velocity and intensity information. The raw data is written onto magnetic tape for permanent storage and is also processed in real time to depict wind velocities in a given spacial region.
Several versions of the 100K bit chip, which is configured as a single serial loop, were designed, fabricated and evaluated. Design and process modifications were introduced into each succeeding version to increase device performance and yield. At an intrinsic field rate of 150 KHz the final design operates from -10 C to +60 C with typical bias margins of 12 and 8 percent, respectively, for continuous operation. Asynchronous operation with first bit detection on start-up produces essentially the same margins over the temperature range. Cost projections made from fabrication yield runs on the 100K bit devices indicate that the memory element cost will be less than 10 millicents/bit in volume production.
The real time, low cost data acquisition communication network described features the use of asynchronous ASCII code transmissions operating at 30 characters per second on the dial-up telephone system. The network features an elaborate, but easily generated error checking system, operating in a line-by-line demand-response mode. The system is readily adaptable for any low speed computer-to-computer data transmissions requiring high reliability in data transmission. The network was developed for the acquisition of prelaunch wind data from the Eastern Test Range at Cape Kennedy.
Topics explored in the development of integrated programmable automation systems include: numerically controlled and computer controlled machining; machine intelligence and the emulation of human-like capabilities; large scale semiconductor integration technology applications; and sensor technology for asynchronous local computation without burdening the executive minicomputer which controls the whole system. The role and development of training aids, and the potential application of these aids to augmented teleoperator systems are discussed.
A modular concept with three separate modules roughly separating bubble domain technology, control logic technology, and power supply technology was employed. These modules were respectively the standard memory module (SMM), the data control unit (DCU), and power supply module (PSM). The storage medium was provided by bubble domain chips organized into memory cells. These cells and the circuitry for parallel data access to the cells make up the SMM. The DCU provides a flexible serial data interface to the SMM. The PSM provides adequate power to enable one DCU and one SMM to operate simultaneously at the maximum data rate. The SSM was designed to handle asynchronous data rates from dc to 1.024 Mbs with a bit error rate less than 1 error in 10 to the eight power bits. Two versions of the SSM, a serial data memory and a dual parallel data memory were specified using the standard modules. The SSM specification includes requirements for radiation hardness, temperature and mechanical environments, dc magnetic field emission and susceptibility, electromagnetic compatibility, and reliability.
Algorithms are presented for differentiation and integration of Boolean functions by means of Karnaugh maps. The algorithms are considered simple when the number of variables is six or less; in this case Boolean differentiation and integration is said to be as easy as the Karnaugh map method of simplifying switching functions. It is suggested that the algorithms would be useful in the analysis of faults in combinational systems and in the synthesis of asynchronous sequential systems which utilize edge-sensitive flip-flops.
Circuit consisting to only four components (2 IC chips and 2 time delay devices) modulates RF signal with 2 asynchronous digital data signals. Digital modulator is virtually free of amplitude modulation, is not subject to temperature effects from other components, dissipates less power, and is far simpler than its analog predecessors.
Formal procedures for synthesis of asynchronous sequential system using commercially available edge-sensitive flip-flops are developed. Boolean differential is defined. The exact number of compatible integrals of a Boolean differential were calculated.
The need for high data rates from a variety of experiments on Spacelab/Shuttle produced the requirement for the Spacelab High Rate Multiplexer/Demultiplexer system. This system acquires serial digital data at asynchronous bit rates from up to sixteen experiments, two data buses, three voice links, two tape recorders, and a universal time channel. Experiment data rates may vary from 200 bps to 16 Mbps while recorded data rates range from 250 Kbps to 32 Mbps. The High Rate Multiplexer (HRM) accepts these data inputs and forms a serial PCM output at flexible rates up to 48 Mbps. This PCM output is transmitted to ground by a Ku-Band RF link via the Tracking and Data Relay Satellite System (TDRSS) or recorded on board for delayed transmission. A complementary ground based High Rate Demultiplexer (HRDM) accepts and demultiplexes the composite PCM data at ground processing locations.
The feasibility for implementation of a concept for direct ac/dc multikilowatt power conversion with bidirectional transfer of energy was investigated. A 10 kHz current carrier was derived directly from a common 60 Hz three phase power system. This carrier was modulated to remove the 360 Hz ripple, inherent in the three phase power supply and then demodulated and processed by a high frequency filter. The resulting dc power was then supplied to a load. The process was implemented without the use of low frequency transformers and filters. This power conversion processes was reversible and can operate in the four quadrants as viewed from any of the two of the converter's ports. Areas of application include: power systems on air and spacecraft; terrestrial traction; integration of solar and wind powered systems with utility networks; HVDC; asynchronous coupling of polyphase networks; heat treatment; industrial machine drives; and power supplies for any use including instrumentation.
A full duplex, high speed data link is described which comprises identical modules at each site for communication over coaxial cables. Each module having a digital frequency modulation (DFM) transmitter with an first-in-first-out (FIFO) data buffer for data from a digital system to be transmitted over a cable and a receiver with an FIFO data buffer for data received for a digital system at the other end of the cable. Data words are preceded by a sync word which enables the receiver. Every word transmitted, including the sync word is stored in the FIFO data buffer. This arrangement using FIFO buffers allows for asynchronous transmission of data with receipt of the data beginning with the very first bit of the sync word.
A bubble memory module design providing flexibility for many user applications in spacecraft data recording is described. The memory module can be used with user-designed controllers with the memory organization determined by the application. Asynchronous data rates from zero to 1.33 Mbits/sec at minimum power are accomplished by using 8-chip memory cells with 100 K bit serial chips. The memory module is expandable from a 4 x 2 cell matrix to a 4 x 16 cell matrix corresponding to an expandable capacity of 6.55 M to 52.4 M bits. The module's design, utility in various memory systems, and user clocking scheme are described.
Microprocessor-based interface simplifies interconnection of peripheral device with common memory of network of minicomputers. Interface consists of microprocessor, bidirectional port that connects to common memory, bidirectional port that connects to user-selected peripheral, and asynchronous serial communications port. Programable interface is based around 6800 microprocessor. It is assembled from 90 integrated circuits.
The development of Boolean calculus for its application to developing digital system design methodologies that would reduce system complexity, size, cost, speed, power requirements, etc., is discussed. Synthesis procedures for logic circuits are examined particularly asynchronous circuits using clock triggered flip flops.