DOE OSTI · 1924927
Latency hiding for caches
Abstract
A technique for accessing a memory having a high latency portion and a low latency portion is provided. The technique includes detecting a promotion trigger to promote data from the high latency portion to the low latency portion, in response to the promotion trigger, copying cache lines associated with the promotion trigger from the high latency portion to the low latency portion, and in response to a read request, providing data from either or both of the high latency portion or the low latency portion, based on a state associated with data in the high latency portion and the low latency portion.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Kalamatianos, John, Kokolis, Apostolos, Ganapathy, Shrikanth. 2022-07-26. Latency hiding for caches. https://www.osti.gov/biblio/1924927
Cite the original work for its findings. Save a collection to share your selection of sources.