DOE OSTI · 1735025
Heterogeneous graphics processing unit for scheduling thread groups for execution on variable width SIMD units
Abstract
A compute unit configured to execute multiple threads in parallel is presented. The compute unit includes one or more single instruction multiple data (SIMD) units and a fetch and decode logic. The SIMD units have differing numbers of arithmetic logic units (ALUs), such that each SIMD unit can execute a different number of threads. The fetch and decode logic is in communication with each of the SIMD units, and is configured to assign the threads to the SIMD units for execution based on such differing numbers of ALUs.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Greathouse, Joseph L., Meswani, Mitesh R., Puthoor, Sooraj, Yudanov, Dmitri, O'Connor, James M.. 2020-07-14. Heterogeneous graphics processing unit for scheduling thread groups for execution on variable width SIMD units. https://www.osti.gov/biblio/1735025
Cite the original work for its findings. Save a collection to share your selection of sources.