DOE OSTI · 1606298
Graph Theory and IC Component Design Analysis
Abstract
Graph analysis in large integrated circuit (IC) designs is an essential tool for verifying design logic and timing via dynamic timing analysis (DTA). IC designs resemble graphs with each logic gate as a vertex and the conductive connections between gates as edges. Using DTA digital statistical correlations, graph condensation, and graph partitioning, it is possible to identify high-entropy component centers and paths within an IC design. Identification of high-entropy component centers (HECC) enables focused DTA, effectively lowering the computational complexity of DTA on large integrated circuit graphs. In this paper, a devised methodology termed IC layout subgraph component center identification (CCI) is used to identify described. CCI lowers DTA computationally complexity by condensing IC graphs into reduced subgraphs in which dominant logic functions are verified.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Obert, James, Turner, Sean D., Hamlet, Jason R.. 2020-03-25. Graph Theory and IC Component Design Analysis. https://doi.org/10.2172/1606298
Cite the original work for its findings. Save a collection to share your selection of sources.