DOE OSTI · 1568459
Collective memory transfer devices and methods for multiple-core processors
Abstract
This disclosure provides systems, methods, and apparatus for collective memory transfers. A control unit may be configured to coordinate a transfer of data between a memory and processor cores. For a read data transfer operation, the control unit may receive a trigger packet identifying a read data transfer operation and identifying a first plurality of data lines based on data values included in the trigger packet. The control unit may read the first plurality of data lines from the memory sequentially and send a second plurality of data lines to the processor cores. For a write data transfer operation, the control unit may send a request for at least one data line to a plurality of processor cores, may receive and reorder the requested data lines, and may write the data lines to a memory. The control unit may determine a mapping between processor cores and the memory.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Michelogiannakis, Georgios, Shalf, John. 2019-06-11. Collective memory transfer devices and methods for multiple-core processors. https://www.osti.gov/biblio/1568459
Cite the original work for its findings. Save a collection to share your selection of sources.