DOE OSTI · 1483256
Multiple-core computer processor for reverse time migration
Abstract
A multi-core computer processor including a plurality of processor cores interconnected in a Network-on-Chip (NoC) architecture, a plurality of caches, each of the plurality of caches being associated with one and only one of the plurality of processor cores, and a plurality of memories, each of the plurality of memories being associated with a different set of at least one of the plurality of processor cores and each of the plurality of memories being configured to be visible in a global memory address space such that the plurality of memories are visible to two or more of the plurality of processor cores, wherein at least one of a number of the processor cores, a size of each of the plurality of caches, or a size of each of the plurality of memories is configured for performing a reverse-time-migration (RTM) computation.
Explore related subjects
Keep this discovery
Explore connections, maps & timelines
Shalf, John, Donofrio, David, Oliker, Leonid, Kruger, Jens, Williams, Samuel. 2018-09-18. Multiple-core computer processor for reverse time migration. https://www.osti.gov/biblio/1483256
Cite the original work for its findings. Save a collection to share your selection of sources.