NASA NTRS · 19920037227
Competitive neural architecture for hardware solution to the assignment problem
Abstract
The architecture for competitive assignment is described with attention given to the VLSI design and critical circuits fabricated in complementary metal-oxide semiconductor. The local application of association costs to processing units reduces the connectivity to the number of VLSI-compatible processing units. 'Hysteretic annealing' is discussed and when compared to mean-field annealing is found to enhance processing-unit gain and provide near-optimal solutions in about 150 microsec.
Keep this discovery
Explore connections, maps & timelines
Eberhardt, S. P., Daud, T., Kerns, D. A., Brown, T. X., Thakoor, A. P.. 1991-01-01. Competitive neural architecture for hardware solution to the assignment problem. https://ntrs.nasa.gov/citations/19920037227
Cite the original work for its findings. Save a collection to share your selection of sources.