Engineering PapersSearch

NASA NTRS · 19860000324

VLSI Architectures for Computing DFT's

Abstract

Simplifications result from use of residue Fermat number systems. System of finite arithmetic over residue Fermat number systems enables calculation of discrete Fourier transform (DFT) of series of complex numbers with reduced number of multiplications. Computer architectures based on approach suitable for design of very-large-scale integrated (VLSI) circuits for computing DFT's. General approach not limited to DFT's; Applicable to decoding of error-correcting codes and other transform calculations. System readily implemented in VLSI.

Keep this discovery

Explore connections, maps & timelines

BibTeXRIS

Truong, T. K., Chang, J. J., Hsu, I. S., Reed, I. S., Pei, D. Y.. 1986-07-01. VLSI Architectures for Computing DFT's. https://ntrs.nasa.gov/citations/19860000324

Cite the original work for its findings. Save a collection to share your selection of sources.