NASA NTRS · 19790024457
Expansion of CMOS array design techniques
Abstract
The important features of the multiport (double entry) automatic placement and routing programs for standard cells are described. Measured performance and predicted performance were compared for seven CMOS/SOS array types and hybrids designed with the high speed CMOS/SOS cell family. The CMOS/SOS standard cell data sheets are listed and described.
Keep this discovery
Explore connections, maps & timelines
Feller, A., Ramondetta, P.. 1977-03-01. Expansion of CMOS array design techniques. https://ntrs.nasa.gov/citations/19790024457
Cite the original work for its findings. Save a collection to share your selection of sources.