Engineering PapersSearch

Engineering topics

Stadler, H. L.

Publications and source records attributed to Stadler, H. L..

Stripe stabilization in vertical Bloch line memory

Long, partial rectangular grooves have been made to reside below the stripe-confinement groove on a garnet surface, in order to stabilize minor loop stripes in a vertical Bloch-line memory. The test chip contained, in addition to either 10 or 20 minor-loop grooves, 10 read/write gate grooves and a major line groove; both 10 and 20 micron groove periods were tested. As the bias field was gradually decreased, bubbles began to stripe out. These stripes were stable at bias fields in the 70-80 Oe range. When stripes escaped from the groove, the even occurred from the end which does not face a read/write gate groove.

Wu, J. C.

Major line operation in vertical Bloch line memory

An experimental and numerical study is conducted of the operation of a major line in a vertical Bloch-line memory that employs a partial garnet-grooving architecture and contains (1) a bubble generator; (2) a bubble-propagation track; (3) a bubble-expander for detection; and (4) a bubble annihilator. The bubble expander is a modification of the propagation track; the meandering conductor and groove width were gradually increased to stretch the bubble into a stripe. The numerical model employed encompasses the garnet-grooving effect. Agreement is obtained between exparimental and simulation results.

Wu, J. C.

Integrated Vertical Bloch Line (VBL) memory

Vertical Bloch Line (VBL) Memory is a recently conceived, integrated, solid state, block access, VLSI memory which offers the potential of 1 Gbit/sq cm areal storage density, data rates of hundreds of megabits/sec, and submillisecond average access time simultaneously at relatively low mass, volume, and power values when compared to alternative technologies. VBLs are micromagnetic structures within magnetic domain walls which can be manipulated using magnetic fields from integrated conductors. The presence or absence of BVL pairs are used to store binary information. At present, efforts are being directed at developing a single chip memory using 25 Mbit/sq cm technology in magnetic garnet material which integrates, at a single operating point, the writing, storage, reading, and amplification functions needed in a memory. The current design architecture, functional elements, and supercomputer simulation results are described which are used to assist the design process.

Katti, R. R.

Why ceramic engines?

Oil is still a problem for the U.S. and its allies. Transportation uses 61 percent of U.S. oil and its share is increasing, so more efficient technology should be concentrated there. Trucks' share of oil use is increasing because they are already much more efficient than autos. The primary truck opportunities are streamlining, more efficient engines, and shifting freight to railroads. More efficient engines are possible using ceramics to allow elimination of cooling systems and better use of waste exhaust heat. A 60 percent improvement seems possible if ceramics can be made tough enough and durable enough.

Stadler, H. L.