Engineering Papers⌕ Search

Engineering topics

Sampath, Walajabad

Publications and source records attributed to Sampath, Walajabad.

24 records · Page 2

Determination of Series Resistance in CdSeTe/CdTe Solar Cells by the Jsc–Voc Method

While commonly used in Si solar cell characterization, the Suns–Voc method of determining series resistance (Rs) is rarely used for CdTe and its alloys. However, it is advantageous relative to the slope method—commonly used in the CdTe community—because it measures series resistance at the maximum power point, at which a solar cell operates. Using the self-consistent predecessor to Suns–Voc, Jsc –Voc, , we determine Rs of two different CdSeTe/CdTe solar cell structures to be 0.96 and 2.72 Ωcm2, with repeated measurements showing little deviation

13 HYDRO ENERGY↗

CdSexTe1-x /CdTe Devices With Reduced Interface Recombination Through Novel Back Contacts and Doping Strategies

In order to study rear interface recombination in CdSexTe1-x/CdTe solar cells, several back contact structures were fabricated using combinations of tellurium, alumina, amorphous silicon, and indium tin oxide. Film side Time-Resolved Photoluminescence measurements were taken to measure carrier lifetimes and interface recombination at the back interface. We show increasingly improved interface passivation through the subsequent use of alumina, amorphous silicon, and ITO. Additionally, we provide evidence that an arsenic-doped absorber forms a better interface with numerous back contact structures. Reductions in the back interface recombination velocity are shown to correlate with improvements in device external radiative efficiency.

13 HYDRO ENERGY↗

Arsenic Doping of Polycrystalline CdSeTe Devices for Microsecond Life-times with High Carrier Concentrations

We report seminal advances in fabrication and understanding of group V (As) doped thin-film polycrystalline CdTe-based solar cells. The devices are fabricated using a novel approach, by sublimating layers of CdSeTe and CdSeTe:As. This new method allowed us to achieve minority carrier lifetime of over 1 μs, carrier concentration of more than 5x1015 cc-1 and external radiative efficiency of over 2% in a device configuration. We find an increase in open-circuit voltage when comparing As-doped, Cu-doped and undoped devices. The choice of CdSeTe instead of a CdTe-only absorber has been explained using first-principle density functional theory model. A SCAPS device model is used to analyze the potential causes for lower open-circuit voltage.

14 SOLAR ENERGY↗

Light-Induced Metastabilities in Highly Efficient MZO/CdSeTe/CdTe Thin Film Solar Cells

Metastability effects have been investigated in high efficiency MZO/CdSeTe/CdTe solar cells. Two different preconditioning procedures have been studied to recover the performance of the devices. These preconditioning procedures include light soaking, annealing and cooling down the device under different atmospheric conditions. J-V curves before any preconditioning showed a `S` shaped behavior and disappears after 15 minutes of light soaking under 1000 Wm-2. Both Atmospheric and Vacuum preconditioning showed similar recovery of the device performance. However, this recovery only lasts for 3 days when the devices were kept under vacuum in the dark.

14 SOLAR ENERGY↗

Influence of Process Parameters and Absorber Thickness on Efficiency of Polycrystalline CdSeTe/CdTe Thin Film Solar Cells

Graded absorbers devices with with CdSe 0.4 Te 0.6 (molar basis) and CdTe were fabricated. CdCl 2 treatment time, post-deposition CdCl 2 anneal time and thicknesses of CdSeTe and CdTe layers were varied. Photoluminescence and electrical measurements were performed on the fabricated devices. Results revealed that the individual thicknesses of CdSeTe and CdTe is critical to overall efficiency of the devices. Device fabricated on substrate with 0.5 μm CdSeTe, 3 μm CdTe with rest of process parameters kept unchanged, produced an efficiency of 20.14%. We report highest device efficiency among academia and research institutions.

Shimpi, Tushar↗

Sputtered Aluminum Oxide and p+ Amorphous Silicon Back-Contact for Improved Hole Extraction in Polycrystalline CdSexTe1-x and CdTe Photovoltaics

A thin layer of Al 2 O 3 at the back of CdSe x T e1-x /CdTe devices is shown to passivate the back interface and drastically improve surface recombination lifetimes and photoluminescent response. Despite this, such devices do not show an improvement in open-circuit voltage (VOC.) Adding a p + amorphous silicon layer behind the Al 2 O 3 bends the conduction band upward, reducing the barrier to hole extraction and improving collection. Further optimization of the Al 2 O 3 , amorphous silicon (a-Si), and indium-doped tin oxide (ITO) layers, as well as their interaction with the CdCl 2 passivation process, are necessary to translate these electro-optical improvements into gains in voltage.

14 SOLAR ENERGY↗