Engineering topics
Publications and source records attributed to Hower, P. L..
Improved switching transistors handle 400-A peak currents and up to 1,200 V. Using large diameter silicon wafers with twice effective area as D60T, form basis for D7 family of power switching transistors. Package includes npn wafer, emitter preform, and base-contact insert. Applications are: 25to 50-kilowatt high-frequency dc/dc inverters, VSCF converters, and motor controllers for electrical vehicles.
Design considerations, fabrication procedures, and methods of evaluation for high-voltage power-transistor development are discussed. Technique improvements such as controlling the electric field at the surface and perserving lifetimes in the collector region which have advanced the state of the art in high-voltage transistors are discussed. These improvements can be applied directly to the development of 1200 volt, 200 ampere transistors.
The design, wafer-processing techniques, and various measurements which include forward safe operating area, dc characteristics, and switching times are described for a larger-diameter (33) transistor. An improved base contact for equalizing the base-emitter voltage at high currents was developed along with an improved emitter contact preform which increases the silicon area available for current conduction. The electrical performance achieved is consistent with the proposed optimum design.
Silicon transistor rate for 200 angstroms at 400 to 600 volts combines switching speed of transistors with ruggedness, power capacity of thyristor. Transistor introduces unique combination of increased power-handling capability, unusally low saturation and switching losses, and submicrosecond switching speeds. Potential applications include high power switching regulators, linear amplifiers, chopper controls for high frequency electrical vehicle drives, VLF transmitters, RF induction heaters, kitchen cooking ranges, and electronic scalpels for medical surgery.
A new class of high-voltage power transistors was achieved by adapting present interdigitated thyristor processing techniques to the fabrication of npn Si transistors. Present devices are 2.3 cm in diameter and have V sub CEO (sus) in the range of 400 to 600V. V sub CEO (sus) = 450V devices were made with an (h sub FE)(I sub C) product of 900A at V sub CE = 2.5V. The electrical performance obtained was consistent with the predictions of an optimum design theory specifically developed for power switching transistors. The device design, wafer processing, and assembly techniques are described. Experimental measurements of the dc characteristics, forward SOA, and switching times are included. A new method of characterizing the switching performance of power transistors is proposed.
A new class of high-voltage power transistors has been achieved by adapting present interdigitated thyristor processing techniques to the fabrication of NPN Si transistors. Present devices are 2.3 cm in diameter. The electrical performance obtained is consistent with the predictions of an optimum design theory specifically developed for power switching transistors. The forward safe operating area of the experimental transistors shows a significant improvement over commercially available devices. The report describes device design, wafer processing, and various measurements which include dc characteristics, forward and reverse second breakdown limits, and switching times.
Recent advances in the understanding of bipolar device physics permit the derivation of a number of quantitative relationships which are useful for improving existing designs and also for assessing the feasibility of proposed devices. This paper describes three important tradeoffs which apply to the design and performance of high-voltage transistors in inverter circuits.