Engineering PapersSearch

Engineering topics

Hancock, B.

Publications and source records attributed to Hancock, B..

Fast Imaging Detector Readout Circuits with In-Pixel ADCs for Fourier Transform Imaging Spectrometers

Focal plane arrays (FPAs) with high frame rates and many pixels benefit several upcoming Earth science missions including GEO-CAPE, GACM, and ACE by enabling broader spatial coverage and higher spectral resolution. FPAs for the PanFTS, a high spatial resolution Fourier transform spectrometer and a candidate instrument for the GEO-CAPE mission are the focus of the developments reported here, but this FPA technology has the potential to enable a variety of future measurements and instruments. The ESTO ACT Program funded the developed of a fast readout integrated circuit (ROIC) based on an innovative in-pixel analog-to-digital converter (ADC). The 128 X 128 pixel ROIC features 60 ?m pixels, a 14-bit ADC in each pixel and operates at a continuous frame rate of 14 kHz consuming only 1.1 W of power. The ROIC outputs digitized data completely eliminating the bulky, power consuming signal chains needed by conventional FPAs. The 128 X 128 pixel ROIC has been fabricated in CMOS and tested at the Jet Propulsion Laboratory. The current version is designed to be hybridized with PIN photodiode arrays via indium bump bonding for light detection in the visible and ultraviolet spectral regions. However, the ROIC design incorporates a small photodiode in each cell to permit detailed characterization of the ROICperformance without the need for hybridization. We will describe the essential features of the ROIC design and present results of ROIC performance measurements.

focal plane arrays (FPAs)

Integrated imaging sensor systems with CMOS active pixel sensor technology

This paper discusses common approaches to CMOS APS technology, as well as specific results on the five-wire programmable digital camera-on-a-chip developed at JPL. The paper also reports recent research in the design, operation, and performance of APS imagers for several imager applications.

double sampling

A Single-Chip Programmable Digital CMOS Imager with Enhanced Low Light Detection Capability

Low-power, low-cost, miniature and integrated digital imaging systems are expected to be widely used in consumer electronics in the near future. While CMOS technology has been responsible for the phenomenal growth in consumer electronics, micro-porcessors, memory, audio systems, and radio-frequency circuits (e.g. cellular phones), till recently, the video technology remained outside this mainstream.

digital

Active Pixel Sensor (APS) based Star Tracker

Charge-Coupled Device (CCD) based star trackes provide reliable attitude estimation onboard most 3 axis stabilized spacecraft. The spacecraft attitude is calculated based on observed positions of stars, which are located and identified in a CCD image of the sky.

active

Monolithic watt-level millimeter-wave diode-grid frequency tripler array

In order to provide watt-level CW output power throughout the millimeter and submillimeter wave region, thousands of solid-state diodes have been monolithically integrated using a metal grid to produce a highly efficient frequency multiplier. Devices considered include GaAs Schottky diodes, thin MOS diodes, and GaAs Barrier-Intrinsic-N(+)diodes. The performance of the present compact low-cost device has been theoretically and experimentally validated.

Hwu, R. J.

Watt-level millimeter-wave monolithic diode-grid frequency multipliers

Wall-level CW solid-state sources in the millimeter-wave region are needed for plasma diagnostics. Monolithic metal-grid arrays containing in excess of 1000 Schottky diodes have produced watt-level output at 66 GHz in a doubler configuration, in excellent agreement with the large-signal predictions of the frequency multiplication. Current efforts are concentrated on fabricating and developing arrays of a novel barrier-intrinsic-N+ (BIN) diode which promise increased performance in a tripler configuration. Initial tests will be made for a configuration where a tripling efficiency of 35 percent at an output frequency of 100 GHz is predicted. Eventual goals are monolithic BIN diode grids operating at 1 THz.

Hwu, J. R.