Engineering Papers⌕ Search

Engineering topics

Anderson, T. O.

Publications and source records attributed to Anderson, T. O..

At least 19 records
All sourcesNASA NTRSDOE OSTI
NASA NTRS1986

Antenna arraying of Voyager telemetry signals by symbol stream combining

Telemetry signals received from the Voyager 2 spacecraft at Deep Space Stations at Parkes and Canberra, Australia, on February 6, 1986, were combined by the method of symbol stream combining. This second demonstration of symbol stream combining followed the International Cometary Explorer (ICE) demonstration at Giacobini-Zinner encounter in September 1985. The Voyager demonstration was at a symbol rate of 43.2 ksymb/s, compared to 2 ksymb/s for ICE. Recording, playback, and combining at this higher rate were demonstrated. The average symbol signal-to-noise ratio (SNR) of the combined data was 2.84 dB, or 0.23 dB less than the sum of the SNRs of the two imput symbol streams. This 0.23 loss from ideal combining was due to use of 4-bit quantization of the input symbol stream and imperfect scaling. A practical implementation with 8-bit quantization could achieve combining losses of under 0.05 dB over a wide dynamic range of input signal levels.

Hurd, W. J.↗
NASA NTRS1984

Solid-State Crossbar Switch

Combines analog and digital circuits for multiline/multiport switching. Bidirectional solid-state crossbar switch provides interfacing and switching for 16 X24 coordinate ports for 16 parallel signal lines. Intended for rapid manual-controlled or computer controlled reconfiguration of distributed computing systems.

Anderson, T. O.↗
NASA NTRS1982

Control means for a solid state crossbar switch

A control system for a solid state crossbar switch which allows a plurality of switch control and interrogation functions to be implemented by time sharing related circuitry is described. The crossbar switch includes a plurality of X ports and Y ports, each X-Y port intersection designating a specific X-Y intersection latch which controls a plurality of associated switches for interconnecting one set of data lines associated with the X port to another set of data lines associated with the Y port. The control system continuously and sequentially addresses each of the X-Y intersection latches at a 10 megahertz rate. During this addressing, the control circuitry includes a capability for interrogating each intersection latch for determining which are in a set condition, ensuring that only one X-Y intersection latch is set on an X row and Y column defining that latch, resetting all of the X-Y intersection latches, and determining which of the X-Y intersection latches are in a set condition.

Anderson, T. O.↗
NASA NTRS1981

High-speed multiplexing of keyboard data inputs

A high speed multiplexing system is described in which keyboard entered data is sequentially and automatically sampled by the multiplexing system for input to a computer. A sequencer is provided which sequentially and automatically controls the multiplexer to sample each keyboard input in accordance with a predetermined sampling sequence. Whenever keyboard entered data appears on input lines to the multiplexer, the system inputs the keyboard data to the computer during a brief time interval in which the multiplexer remains at the particular keyboard address or port. Thus, a high speed sampling circuit is provided whereby the only operator action required is data entry through a keyboard. Priority or interrupt systems are not required.

Anderson, T. O.↗
NASA NTRS1980

Multipath star switch controller

Device concept permits parallel computers to scan several commonnetwork-connected data stations at maximum rate. Sequencers leap-frog to bypass ports already being serviced by another computer. Two-path system for 16-port star switch controller is cost effective if added bandwidth or increased reliability is desired. Triple-path system would be cost effective for 32-port controller.

Anderson, T. O.↗
NASA NTRS1978

IC implementation of crossbar switches

Basic switching-element configuration can be expanded to more complex networks by coupling basic building blocks in appropriate way. In all cases, binary addressing of input and output ports is used.

Anderson, T. O.↗
NASA NTRS1977

Individual control of relays in a matrix

Output of latching four-input open-collector NAND gate is connected to isolating reed relay and intersection pushbutton. In matrix assembly, edge and corner circuits will require fewer gates, since they originate control lines. Collective row or column reset buttons operate on respective control-line originating points, and control-board disable switch operates on line connecting ground side of all intersection pushbuttons.

Anderson, T. O.↗
NASA NTRS1977

Priority protocol and control circuit

Device provides ambiguity-free handling of requests in intercomputer communications link. System consists of three request lines in each direction, interlock comparators, and priority decoders. Wiring arrangement assures distinction between inbound and outbound terminals.

Anderson, T. O.↗
NASA NTRS1977

Low-frequency sine wave hard-limiting technique

Circuit includes serial-in/parallel-out shift register and weighting network that are used to eliminate effects of noise and other nonrepetitive circuit transients. Register and weighting network average decisions from section of signal where decisions are more dependable or where differences between two consecutive samples are larger.

Anderson, T. O.↗
NASA NTRS1977

Signal level detector

Frequency-independent circuits measure amplitude of sine waves via Schmitt-trigger circuits, pair of inverters, and two flip-flop stages. Accuracy of unit is limited by Schmitt trigger threshold levels, which depend on temperature and on component variations from unit to unit.

Anderson, T. O.↗
NASA NTRS1976

Computer interface system

An interface logic circuit permitting the transfer of information between two computers having asynchronous clocks is disclosed. The information transfer involves utilization of control signals (including request, return-response, ready) to generate properly timed data strobe signals. Noise problems are avoided because each control signal, upon receipt, is verified by at least two clock pulses at the receiving computer. If control signals are verified, a data strobe pulse is generated to accomplish a data transfer. Once initiated, the data strobe signal is properly completed independently of signal disturbances in the control signal initiating the data strobe signal. Completion of the data strobe signal is announced by automatic turn-off of a return-response control signal.

Anderson, T. O.↗
NASA NTRS1975

Synchronizer for random binary data

Simplified binary-data transition detector, for synchronization of relatively noise-free signals, can be used with radio or cable data-control links. It permits reception of binary data in absence of clock signal or self-clocking coder.

Anderson, T. O.↗
NASA NTRS1975

Computer/computer interface

System synchronizes data transfer between two computers by generating data strobe pulses when computers are ready for data transfer. In addition, interface filters noise by sampling.

Anderson, T. O.↗
NASA NTRS1973

Sampling command generator corrects for noise and dropouts in recorded data

Generator measures period between zero crossings of reference signal and accepts as correct timing points only those zero crossings which occur acceptably close to nominal time predicted from last accepted command. Unidirectional crossover points are used exclusively so errors from analog nonsymmetry of crossover detector are avoided.

Anderson, T. O.↗
NASA NTRS1973

All-digital phase-lock loops for noise-free signals

Bit-synchronizers utilize all-digital phase-lock loops that are referenced to a high frequency digital clock. Phase-lock loop of first design acquires frequency within nominal range and tracks phase; second design is modified for random binary data by addition of simple transition detector; and third design acquires frequency over wide dynamic range.

Anderson, T. O.↗
NASA NTRS1973

Frequency control circuit for all-digital phase-lock loops

Phase-lock loop references all its operations to fixed high-frequency service clock operating at highest speed which digital circuits permit. Wide-range control circuit provides linear control of frequency of reference signal. It requires only two counters in combination with control circuit consisting only of flip-flop and gate.

Anderson, T. O.↗