Engineering Papers⌕ Search

Engineering topics

Alkalai, Leon

Publications and source records attributed to Alkalai, Leon.

At least 37 records · Page 2

Concept for a Lunar Transfer Vehicle for Small Satellite Delivery to the Moon from the International Space Station

The International Space Station (ISS) has developed as a very capable center for scientific research in Lower Earth Orbit. An additional potential of the ISS that has not thus far been exploited, is the use of this orbiting plat-form for the assembly and launching of vehicles that could be sent to more distant destinations. This paper reports the results of a recent study that looked at an architecture and conceptual flight system design for a lunar transfer vehicle (LTV) that could be delivered to the ISS in segments, assembled, loaded with payload and launched from the ISS with the objective of delivering multiple small and micro satellites to lunar orbit. The design of the LTV was optimized for low cost and high payload capability, as well as ease of assembly. The resulting design would use solar electric propulsion (SEP) to carry a total payload mass of ~250 kg from the ISS to a 100 km lunar orbit. A preliminary concept of operations was developed considering currently available delivery options and ISS capabili-ties that should prove flexible enough to accommodate a variety of payloads and missions. This paper will present an overview of the study, including key trades, mission and flight system design, and notional operational concept.

Elliott, John↗

A Discovery-Class Lunette Mission Concept for a Lunar Geophysical Network

The Lunette mission concept for a network of small, inexpensive lunar landers has evolved over the last three years as the focus of space exploration activities in the US has changed. Originating in a concept for multiple landers launched as a secondary payload capable of regional science and site survey activities, Lunette has recently been developed into a Discovery-class mission concept that offers global lunar coverage enabling network science on a much broader scale. A particular mission concept has been refined by the Lunette team that would result in a low-cost global lunar geophysical network, comprised of two landers widely spaced on the near side of the moon. Each of the two identical landers would carry a suite of instruments that would make continuous measurements of seismic activity, heat flow, and the electromagnetic environment during the full lunar day/night cycle. Each lander would also deploy a next-generation laser retroreflector capable of improving on distance measurement accuracy by an order of magnitude over those emplaced by the previous Apollo and Lunokhod missions. This paper presents a comprehensive overview of the Lunette geophysical network mission concept, including mission and flight system design, as well as the key requirements and constraints that guided them.

Elliott, John↗

Micro-Inspector Spacecraft: An Overview

JPL has developed a small(<5 kg) spacecraft capable of visual inspection of a host vehicle with support from NASA's Exploration Systems Mission Directorate (ESMD). This paper describes the multi-mission utility of the Micro-Inspector and presents an overview of the spacecraft system and subsystem designs, description of a typical inspection mission scenario, and initial hardware demonstrations of key subsystems, partially integrated with each other in a Micro-Inspector testbed at JPL.

microsatellite inspectors↗

Fault-tolerant communication channel structures

Systems and techniques for implementing fault-tolerant communication channels and features in communication systems. Selected commercial-off-the-shelf devices can be integrated in such systems to reduce the cost.

Alkalai, Leon↗

Micro-Inspector Spacecraft for Space Exploration Missions

NASA is seeking to embark on a new set of human and robotic exploration missions back to the Moon, to Mars, and destinations beyond. Key strategic technical challenges will need to be addressed to realize this new vision for space exploration, including improvements in safety and reliability to improve robustness of space operations. Under sponsorship by NASA's Exploration Systems Mission, the Jet Propulsion Laboratory (JPL), together with its partners in government (NASA Johnson Space Center) and industry (Boeing, Vacco Industries, Ashwin-Ushas Inc.) is developing an ultra-low mass (<3.0 kg) free-flying micro-inspector spacecraft in an effort to enhance safety and reduce risk in future human and exploration missions. The micro-inspector will provide remote vehicle inspections to ensure safety and reliability, or to provide monitoring of in-space assembly. The micro-inspector spacecraft represents an inherently modular system addition that can improve safety and support multiple host vehicles in multiple applications. On human missions, it may help extend the reach of human explorers, decreasing human EVA time to reduce mission cost and risk. The micro-inspector development is the continuation of an effort begun under NASA's Office of Aerospace Technology Enabling Concepts and Technology (ECT) program. The micro-inspector uses miniaturized celestial sensors; relies on a combination of solar power and batteries (allowing for unlimited operation in the sun and up to 4 hours in the shade); utilizes a low-pressure, low-leakage liquid butane propellant system for added safety; and includes multi-functional structure for high system-level integration and miniaturization. Versions of this system to be designed and developed under the H&RT program will include additional capabilities for on-board, vision-based navigation, spacecraft inspection, and collision avoidance, and will be demonstrated in a ground-based, space-related environment. These features make the micro-inspector design unique in its ability to serve crewed as well as robotic spacecraft, well beyond Earth-orbit and into arenas such as robotic missions, where human teleoperation capability is not locally available.

microspacecraft↗

The Design of a Fault-Tolerant COTS-Based Bus Architecture for Space Applications

The high-performance, scalability and miniaturization requirements together with the power, mass and cost constraints mandate the use of commercial-off-the-shelf (COTS) components and standards in the X2000 avionics system architecture for deep-space missions. In this paper, we report our experiences and findings on the design of an IEEE 1394 compliant fault-tolerant COTS-based bus architecture. While the COTS standard IEEE 1394 adequately supports power management, high performance and scalability, its topological criteria impose restrictions on fault tolerance realization. To circumvent the difficulties, we derive a "stack-tree" topology that not only complies with the IEEE 1394 standard but also facilitates fault tolerance realization in a spaceborne system with limited dedicated resource redundancies. Moreover, by exploiting pertinent standard features of the 1394 interface which are not purposely designed for fault tolerance, we devise a comprehensive set of fault detection mechanisms to support the fault-tolerant bus architecture.

Chau, Savio N.↗

COTS-Based Fault Tolerance in Deep Space: Qualitative and Quantitative Analyses of a Bus Network Architecture

Using COTS products, standards and intellectual properties (IPs) for all the system and component interfaces is a crucial step toward significant reduction of both system cost and development cost as the COTS interfaces enable other COTS products and IPs to be readily accommodated by the target system architecture. With respect to the long-term survivable systems for deep-space missions, the major challenge for us is, under stringent power and mass constraints, to achieve ultra-high reliability of the system comprising COTS products and standards that are not developed for mission-critical applications. The spirit of our solution is to exploit the pertinent standard features of a COTS product to circumvent its shortcomings, though these standard features may not be originally designed for highly reliable systems. In this paper, we discuss our experiences and findings on the design of an IEEE 1394 compliant fault-tolerant COTS-based bus architecture. We first derive and qualitatively analyze a -'stacktree topology" that not only complies with IEEE 1394 but also enables the implementation of a fault-tolerant bus architecture without node redundancy. We then present a quantitative evaluation that demonstrates significant reliability improvement from the COTS-based fault tolerance.

Tai, Ann T.↗

NASA's 3D Flight Computer for Space Applications

The New Millennium Program (NMP) Integrated Product Development Team (IPDT) for Microelectronics Systems was planning to validate a newly developed 3D Flight Computer system on its first deep-space flight, DS1, launched in October 1998. This computer, developed in the 1995-97 time frame, contains many new computer technologies previously never used in deep-space systems. They include: advanced 3D packaging architecture for future low-mass and low-volume avionics systems; high-density 3D packaged chip-stacks for both volatile and non-volatile mass memory: 400 Mbytes of local DRAM memory, and 128 Mbytes of Flash memory; high-bandwidth Peripheral Component Interface (Per) local-bus with a bridge to VME; high-bandwidth (20 Mbps) fiber-optic serial bus; and other attributes, such as standard support for Design for Testability (DFT). Even though this computer system did not complete on time for delivery to the DS1 project, it was an important development along a technology roadmap towards highly integrated and highly miniaturized avionics systems for deep-space applications. This continued technology development is now being performed by NASA's Deep Space System Development Program (also known as X2000) and within JPL's Center for Integrated Space Microsystems (CISM).

Alkalai, Leon↗

The Design of a Fault-Tolerant COTS-Based Bus Architecture

In this paper, we report our experiences and findings on the design of a fault-tolerant bus architecture comprised of two COTS buses, the IEEE 1394 and the 12C. This fault-tolerant bus is the backbone system bus for the avionics architecture of the X2000 program at the Jet Propulsion Laboratory. COTS buses are attractive because of the availability of low cost commercial products. However, they are not specifically designed for highly reliable applications such as long-life deep-space missions. The X2000 design team has devised a multi-level fault tolerance approach to compensate for this shortcoming of COTS buses. First, the approach enhances the fault tolerance capabilities of the IEEE 1394 and 12 C buses by adding a layer of fault handling hardware and software. Second, algorithms are developed to enable the IEEE 1394 and the 12 C buses assist each other to isolate and recovery from faults. Third, the set of IEEE 1394 and 12 C buses is duplicated to further enhance system reliability. The X2000 design team has paid special attention to guarantee that all fault tolerance provisions will not cause the bus design to deviate from the commercial standard specifications. Otherwise, the economic attractiveness of using COTS will be diminished. The hardware and software design of the X2000 fault-tolerant bus are being implemented and flight hardware will be delivered to the ST4 and Europa Orbiter missions.

Chau, Savio N.↗

Advanced Microelectronics Technologies for Future Small Satellite Systems

Future small satellite systems for both Earth observation as well as deep-space exploration are greatly enabled by the technological advances in deep sub-micron microelectronics technologies. Whereas these technological advances are being fueled by the commercial (non-space) industries, more recently there has been an exciting new synergism evolving between the two otherwise disjointed markets. In other words, both the commercial and space industries are enabled by advances in low-power, highly integrated, miniaturized (low-volume), lightweight, and reliable real-time embedded systems. Recent announcements by commercial semiconductor manufacturers to introduce Silicon On Insulator (SOI) technology into their commercial product lines is driven by the need for high-performance low-power integrated devices. Moreover, SOI has been the technology of choice for many space semiconductor manufacturers where radiation requirements are critical. This technology has inherent radiation latch-up immunity built into the process, which makes it very attractive to space applications. In this paper, we describe the advanced microelectronics and avionics technologies under development by NASA's Deep Space Systems Technology Program (also known as X2000). These technologies are of significant benefit to both the commercial satellite as well as the deep-space and Earth orbiting science missions. Such a synergistic technology roadmap may truly enable quick turn-around, low-cost, and highly capable small satellite systems for both Earth observation as well as deep-space missions.

Alkalai, Leon↗

A Three-Line Stereo Camera Concept for Planetary Exploration

This paper presents a low-weight stereo camera concept for planetary exploration. The camera uses three CCD lines within the image plane of one single objective. Some of the main features of the camera include: focal length-90 mm, FOV-18.5 deg, IFOV-78 (mu)rad, convergence angles-(+/-)10 deg, radiometric dynamics-14 bit, weight-2 kg, and power consumption-12.5 Watts. From an orbit altitude of 250 km the ground pixel size is 20m x 20m and the swath width is 82 km. The CCD line data is buffered in the camera internal mass memory of 1 Gbit. After performing radiometric correction and application-dependent preprocessing the data is compressed and ready for downlink. Due to the aggressive application of advanced technologies in the area of microelectronics and innovative optics, the low mass and power budgets of 2 kg and 12.5 Watts is achieved, while still maintaining high performance. The design of the proposed light-weight camera is also general purpose enough to be applicable to other planetary missions such as the exploration of Mars, Mercury, and the Moon. Moreover, it is an example of excellent international collaboration on advanced technology concepts developed at DLR, Germany, and NASA's Jet Propulsion Laboratory, USA.

Sandau, Rainer↗

Success Criteria and Risk Management for the New Millennium Program

The NASA New Millennium Program (NMP) is a technology development and validation program that will flight-validate advanced, new technologies with space flight applications. NMP's purpose is twofold. First, it will develop technologies that will enable future spacecraft to be smaller, more capable and reliable, and to be launched more frequently. Second, it will validate the technologies in flight to reduce the risks to future science missions in flying these technologies for the first time. To measure the program's success, NMP has devised a set of criteria that stresses the relevance of technologies selected for flight validation to NASA's 21st-century science mission needs. Also, NMP has instituted a 'risk management' policy, where, through a combination of adequate resources and early risk assessment and risk mitigation plans for the technologies, the overall risk of the NMP flights can be rendered acceptable.

New↗

Advanced Flight Computing Technologies for Validation by NASA's New Millennium Program

The New Millennium Program (NMP) consists of a series of deep-space and earth-orbiting missions that are technology-driven, in contrast to the more traditional science-driven space exploration missions of the past. These flights are designed to validate technologies that will enable a new era of low-cost highly miniaturized and highly capable spaceborne applications in the new millennium.

New↗

A 1-Gigabit Memory System on a multi-Chip Module for Space Applications

Current spaceborne applications desire compact, low weight, and high capacity data storage systems along with the additional requirement of radiation tolerance. This paper discusses a memory system on a multi-chip module (MCM) that is designed for space applications.

data storage data storage systems multi-chip modul↗